

ATLAS Muon Note ATL-MUON-2002-003 Revision 2.1 10-Sep-07

# **MDT-ASD User's Manual**



# Version 2.1 – Expanded and revised 10-Sep-07

Christoph Posch, Boston University/CERN_	christoph.posch@cern.ch
Eric Hazen, Boston University	hazen@bu.edu
John Oliver, Harvard University	jnoliver@fas.harvard.edu

This page intentionally left almost blank

1	INTRO	DUCTION	
	1.1 MD	T SYSTEM OVERVIEW	5
	1.1.1	General	5
	1.1.2	MDT chamber properties	5
	1.1.3	Drift gas issues	5
	114	On-chamber readout electronics	6
	12 FRC	INT FND REQUIREMENTS	0
	1.2 1.0		••••
2	DESIGN	N	
	2.1 OVE	ERVIEW AND SPECIFICATIONS	8
	2.2 FAB	BRICATION PROCESS	9
	2.2.1	Basic specifications	9
	2.2.2	Radiation tolerance	9
	2.2.2.1	Single event latchup (SEL)	9
	2.2.2.2	Total ionizing dose (TID)	. 10
	2.2.2.3	Single event upset (SEU)	. 11
	2.3 TOP	POLOGY AND ARCHITECTURE	.12
	2.4 ANA	ALOG SIGNAL CHAIN	.13
	2.4.1	Pre-amplifier	.13
	2.4.2	Differential amplifiers	.13
	2.4.3	Shaper	.14
	2.4.4	Pre-discriminator gain stage	.15
	2.4.5	Discriminator	.15
	2.4.6	LVDS output cell	.16
	2.4.7	Analog pad driver	.16
	2.4.8	Wilkinson ADC	.17
	2.4.9	Input protection	.18
	2.5 SUB	BCIRCUIT CHARACTERISTICS	.19
	2.5.1	Pre-amplifier	.19
	2.5.2	Differential amplifier stages DA1 through DA4	.19
	2.5.3	Pre-Amplifier – Shaper: Combined transfer characteristic	.22
	2.5.4	Pre-Amplifier – Shaper: Time domain pulse response	.23
	2.5.5	Simulation with GARFIELD signals	.24
	2.5.6	Wilkinson ADC	.25
	2.5.7	Analog pad driver	.27
	2.6 SIM	ULATOR	.27
	2.7 Pro	OGRAMMABLE PARAMETERS	.28
	2.7.1	Programmable analog parameters	.28
	2.7.1.1	Timing discriminator threshold	. 28
	2.7.1.2	Offset voltages - Chip Tester and Mezz Test Databases	. 29
	2.7.1.3	Timing discriminator nysteresis	. 29
	2.7.1.4	Programmable functional narameters	32
	2.7.2	Calibration/test pulse injection	32
	2.7.2.2	Chin mode	. 32
	2.7.2.3	Channel mode	. 33
	2.8 SER	IAL DATA INTERFACE	.34
	2.8.1	Architecture	.34
	2.8.2	I/O operation	.34
	2.8.3	Shift register bit assignment	.35
2	ICT AV		
3	IU LAY	UU1	
	3.1 DIE	AND PACKAGING	.37

3.2	SUBSTRATE NOISE COUPLING	
4 PRO	TOTYPING - TEST AND MEASUREMENT RESULTS	
4.1	SUB-CIRCUITS AND BUILDING BLOCKS	
4.1.1	Bipolar shaper	
4.1.2	Amplifier sensitivity	
4.1.3	Discriminator time slew	
4.1.4	Wilkinson ADC performance	
4.1.5	Timing discriminator threshold DAC	
4.1.6	Timing discriminator hysteresis DAC	
4.1.7	Serial data interface	
4.2	SYSTEM PERFORMANCE	
4.2.1	Noise behaviour and non-systematic measurement errors	
4.2	2.1.1 Time measurement	
4.2	2.1.2 Charge measurement	
4.2.2	Power consumption	
5 APP	ENDIX-A	
5.1	MOS TRANSISTOR MODELS	49
5.2	LVDS DRIVER PROPERTIES.	50
5.2.1	Driver DC specifications	
5.2.2	Driver AC specifications	
5.3	PACKAGING INFORMATION	
5.3.1	Pin out diagram	
5.3.2	PQFP80 package	
6 APP	ENDIX – B $\rightarrow$ PARAMETER SETUP GUIDELINES	
6.1	DISCRIMINATOR	
6.1.1	Threshold	
6.1.2	Noise rates	
6.1.3	Hysteresis	
6.2	WILKINSON PARAMETERS	
6.2.1	Gate width	
6.2.2	Rundown current	
6.2.3	Disc2 threshold	
6.2.4	Transfer curve	
6.2.5	Deadtime	
6.3	SUMMARY : NOMINAL OPERATING SETTINGS	
7 REF	ERENCES	

# 1 Introduction

## 1.1 MDT system overview

#### 1.1.1 General

The ATLAS MDT system consists of about 350,000 pressurized drift tubes of 3 cm diameter, with lengths from 1.5 to 6 m. The MDTs are read out by an Amplifier/Shaper/Discriminator (ASD) at one end, and the other end is terminated with the characteristic impedance of the tube  $(370 \ \Omega)$ . The pre-amp input impedance is a relatively low (~ 100  $\Omega$ ) to maximize collected charge. To minimize cost, the MDT signals are carried on two-layer "hedgehog boards" to a mezzanine board, which contains 24 readout channels: 3 Octal ASDs, a single 24-channel TDC, and associated control circuitry. A single MDT chamber may have as many as 432 drift tubes or 18 hedgehog/mezzanine board sets. Data are read out of each TDC individually via a 40 Mbit/sec serial link to a single CSM (Chamber Service Module) which multiplexes the (up to) 18 serial links into a single optical fiber for transmission to the ATLAS DAQ. A daisy-chain JTAG bus permits downloading of parameters to ASDs and TDCs and triggering of test/calibration pulse injection. Each *multilayer* (3 or 4 layers of individual tubes) is entirely enclosed in a faraday cage shield at both ends. All AC signals entering or leaving the shield are low-level differential signals (LVDS). All DC signals are filtered at the shield entry point. Each complete MDT chamber is electrically isolated from the support structure, and all services (gas, electrical, etc) are also electrically isolated or floating at the source. The MDT chambers will be individually grounded in a controlled way to a single common ground point.

## 1.1.2 MDT chamber properties

Some properties relevant for the design of the readout electronics of the muon drift tubes are summarized in Table 1.

Length	$\leq 6 \text{ m}$
Diameter	30 mm
Wire diameter	50 μm
Wire resistance	44 Ω / m
Impedance (Z <sub>0</sub> )	380 Ω
Termination	380 $\Omega$ in series with 470 pF
AC coupling capacitor	470 pF
Drift gas	Ar/CO <sub>2</sub> (93%/7%)
Maximum background rate	400kHz

Table 1. MDT properties

#### 1.1.3 Drift gas issues

The drift gas Ar/CO<sub>2</sub> 93/7 was chosen in large part because of its favourable ageing properties in the LHC environment. It is, however, a non-linear drift gas and this results in some difficulties for the ASD design [1]. In particular, the non-linear r-t relationship results in a significant probability of late arriving clusters. This has been simulated extensively [1][16][19][20], and results in significant after-pulsing in the resulting signal. We expect approximately three output pulses for each muon track and this can result in difficulties for track reconstruction. It has been shown, again by extensive simulation [16][19][20], that introducing dead time for entire drift time of the MTD substantially eliminates this problem while minimally impacting track reconstruction efficiency. Thus, programmable deadtime up to the total drift time is a requirement of the design.

## 1.1.4 On-chamber readout electronics

The ASD chips are mounted on a "mezzanine" card which is in turn connected to a chamber mounted "hedgehog" card. Each mezzanine card contains three MDT-ASDs for a total of 24 channels per mezzanine-hedgehog combination. The hedgehog contains no active circuitry and it, along with the mezz card, is fully contained within a faraday cage.

## 1.2 Front end requirements

The ATLAS Muon Spectrometer aims for a PT resolution of 10% for 1 TeV muons. This translates into a single wire resolution requirement of  $< 80 \ \mu m$ .

The average drift velocity is about 20  $\mu$ m/ns, which implies a systematic timing error for an individual tube of about 500 ps. The planned gas gain is low, about 2×10<sup>4</sup>, to avoid aging problems. The expected signal (collected charge) is roughly 1500 electrons (0.25 fC) per primary electron, so good position resolution requires a low noise front-end. A specified pre-amp peaking time of 15 ns is a good compromise in terms of resolution and stability [16][20].

The channel to channel crosstalk is specified to be less than 1%. The high count rates of up to 400 kHz/wire together with the long electron drift times require either a bipolar shaping scheme or active baseline restoration to avoid resolution deterioration due to baseline fluctuations. At the time of the TDR, the baseline MDT gas was  $Ar/N_2/CH_4$  91/4/5 (3 bars absolute) which is very linear and has a maximum drift time of 500 ns. The choice for the ASD shaping scheme was unipolar shaping with active baseline restoration for the following two reasons [21]. First, it allows the measurement of the signal trailing edge, which has a fixed latency with respect to the bunch crossing, with an accuracy of about 20 ns. Second, it avoids multiple threshold crossings per muon track, which would increase the hit rate and therefore the readout occupancy. Aging problems with all MDT gases containing hydrocarbons caused a change of the baseline gas to  $Ar/CO_2$  (93%/7% @ 3 bars absolute) which has a maximum drift time of approximately 800 ns and is very non-linear [1]. The long drift time and the non-linearity degrade the trailing edge resolution to about 80 ns and cause multiple threshold crossings even for a unipolar shaping scheme. We therefore have adopted a bipolar shaping scheme since it does not require an active BLR and also does not require programmable filter time constants [21].

To avoid multiple hits from multiple threshold crossings for a single signal we introduce a variable dead time up to the maximum drift time. It was shown that the overall increase in dead time does not cause a degradation of the pattern recognition efficiency [1][16].

An ADC will measure the signal charge in a given time window (integration gate) following the initial threshold crossing. The signal charge is encoded into pulse width using the dual-slope "Wilkinson" technique. This charge information allows for increasing the accuracy of the timing measurement by performing time slewing correction [16][19], thus improving the spatial resolution of the tracking detector. Additionally, it is effective for diagnostics and monitoring purposes and might also be used for dE/dx identification of slow moving heavy particles like heavy muon SUSY partners [13]. Two modes of operation will be provided. In one mode the ASD output gives the time over threshold information, i.e. signal leading and trailing edge timing. The other mode measures leading edge time and charge and is considered the default operating mode.

# 2 Design

The MDT-ASD is an octal CMOS Amplifier/Shaper/Discriminator which has been optimized for the ATLAS MDT chambers. The length of these chambers, up to six meters, requires the use of a terminating resistor to avoid confusion and pulse distortion from reflections. The noise contribution from this terminating resistor has been analyzed in detail and has been shown to be the dominant noise source in either a bipolar or CMOS ASD implementation [10][5]. For reasons of cost and design flexibility, implementation as an ASIC using a high quality analog CMOS process has been chosen for this device (2.2).

## 2.1 Overview and specifications

The structure of one analog channel of the ASD is shown in Figure 2. It is a fully differential structure with a pair of identical preamplifiers at the input, a shaper stage, followed by a discriminator and a leading edge charge integrator to be described later. The second pre-amp provides DC balance, common mode pickup rejection and improved power supply rejection. The main analog specifications are summarized in Table 2.

Input impedance	$Z_{IN} = 120 \Omega$
Noise	$ENC = 6000 e^{-1} rms or \sim 5 primary electrons (pe^{-1})$
Shaping function	bipolar
Shaper peaking time	$t_p = 15 \text{ ns}$
Sensitivity at discriminator	1.65 mV/pe (gas gain $2 \times 10^4$ ) or 8.9 mV/fC (delta pulse into terminated
•	
input	MDT)
Linear range	MDT) 1.5 V or 900 pe <sup>-</sup>

Table	2.	ASD	analog	specifications
-------	----	-----	--------	----------------

Additional analog and functional specifications are listed in section 2.7

## 2.2 Fabrication process

The fabrication process chosen for the MDT-ASD is a 0.5  $\mu$ m n-well triple-metal CMOS process, Hewlett Packard HP AMOS14TB [27]. There is a linear capacitor option consisting of polysilicon over an active N+ diffusion in an N-well (2250 aF/ $\mu$ m<sup>2</sup>). The process is silicided yielding very low polysilicon and diffusion resistivities. There is a "silicide" block layer available which allows exclusion of silicide over polysilicon but not over diffusion. This is used primarily for well behaved polysilicon resistors. The operating voltage is 3.3 V. The process parameters are apparently very tightly controlled and consistent run to run (Wafer Test Results and SPICE Model Parameters at [26]).

#### 2.2.1 Basic specifications

Parameter	n-channel	p-channel	either	Units
Minimum gate length			0.5	μm
Threshold voltage (typ)	0.76	0.88		V
Kprime	92	26		$\mu A/V^2$
N+ diffusion sheet resistance	2.2	2.2		Ω/sq
Poly sheet resistance (silicided)			2.0	Ω/sq
Poly sheet resistance (silicide blocked)			130	Ω/sq
Gate oxide thickness			100	Å
Gate capacitance			3.5	fF/µm <sup>2</sup>
Linear capacitor			2.3	fF/µm <sup>2</sup>
Vbkd	11.3	-9.6		V

## 2.2.2 Radiation tolerance

The MDT-ASD will reside and work in the LHC radiation environment. Table 4 gives the simulated radiation levels for the relevant locations in ATLAS, accumulated over the foreseen lifetime of the experiment (10 years). The inner end-cap chambers (EIS/EIL) will experience the highest levels (bold numbers).

	<b>BIS/BIL</b>	BMS/BML	BOS/BOL	EIS/EIL	EMS/EML	EOS/EOL
SRL <sub>TID</sub> (krad)	0.47	0.28	0.13	0.64	0.62	0.33
$SRL_{NIEL}$ (1MeV eq n/m <sup>2</sup> )	$0.3 \times 10^{11}$	$0.3 \times 10^{11}$	$0.24 \times 10^{11}$	2.9×10 <sup>11</sup>	$0.34 \times 10^{11}$	$0.17 \times 10^{11}$
SRL <sub>SEE</sub> (>20MeV h/cm <sup>2</sup> )	$0.54 \times 10^{10}$	$0.57 \times 10^{10}$	$0.46 \times 10^{10}$	4.8×10 <sup>10</sup>	$0.9 \times 10^{10}$	$0.3 \times 10^{10}$

Table 4. Simulated radiation levels (SRL) for MDT electronics locations

Several studies on total dose and single-event tolerance for devices fabricated on the HP AMOS14TB process have been conducted [8][14][15]. Some of the relevant results are summarized below.

#### 2.2.2.1 Single event latchup (SEL)

Single event latchup testing was performed with both a single shot laser system and with accelerated heavy ions ranging in effective LET from 5.6 MeV/mg/cm2 to greater than 120 MeV/mg/cm2. Figure 1 indicates that the HP 0.5 $\mu$ m devices range in latchup threshold from 63 LET for a 1.5  $\mu$ m well-to-active spacing to greater 100 LET for a 4.5  $\mu$ m well-to-active spacing device. HP 0.5 $\mu$ m latchup thresholds improve at the rate of ~12 LET per micron of increased well-to-active spacing. Bias of the HP devices was 3.3 V during both ion and laser testing [14].



Figure 1. Latchup threshold in LET versus distance between biased N-well and grounded Active regions

The MDT-ASD is designed using SCMOS scalable design rules, which are generally more conservative than the process-specific vendor design rules. The minimum well-to-active spacing in MDT-ASDs is 3  $\mu$ m, resulting in a 81 LET latchup threshold.

A recent simulation study [6] has shown that the maximum energy deposition occurring with non-negligible probability in the LHC radiation environment will correspond locally to a LET lower than 50 MeVcm<sup>2</sup>mg<sup>-1</sup>. This will happen in the very rare case of a nuclear interaction in tungsten, which is often used in ICs for connection purposes between metal layers [7].

#### 2.2.2.2 Total ionizing dose (TID)

Total dose irradiation was performed with a <sup>60</sup>Co gamma source at 50 rad (Si)/sec up to 300 krad total. At each measurement point, the devices were measured and irradiation reinitiated within one hour. Following final irradiation, all devices were subjected to a 100° C biased anneal for 168 hours.

Good TID radiation tolerance is achieved in the HP  $0.5\mu m$  process. The average change in threshold voltage at 100 krad is less than 40 mV for the n-channel and less than 20 mV for the p-channel devices.

Dose	Vth NMOS	Vth PMOS	Gate delay
100 krad	-40 mV	18 mV	+0.6%
300 krad	-38 mV	43 mV	+1.0%
Post-anneal	0 mV	28 mV	+1.6%

Table 5. HP AMOS14TB total ionizing dose (TID) results

No special radiation-tolerant layout techniques were applied. The HP 0.5µm process is recommended to be a candidate for (space) missions with a total dose requirement of one hundred kilorad [15].

The expected total ionizing dose, calculated from the figures in Table 4 for the worst case location (end-cap inner chambers) in consideration of all relevant safety factors for a known-batch ASIC is 3.5 krad.

New results on TID radiation hardness of the MDT-ASD can be found in [16].

## 2.2.2.3 Single event upset (SEU)

SEU studies on devices fabricated on the HP AMOS14TB production line were conducted. A shift register composed of conventional, non-radiation-tolerant, flip-flops exhibited SEU at an LET of 7.0 MeV/mg/cm<sup>2</sup> and had a saturation cross section of about  $9 \times 10^{-7}$  cm<sup>2</sup> per flip-flop [8]

## 2.3 Topology and architecture

The MDT-ASD utilizes the pseudo-differential input topology developed and implemented in many successful bipolar ASDs by University of Pennsylvania [12].

The complete signal channel is shown as a block diagram in Figure 2.



Figure 2. MDT-ASD channel block diagram

The signal path is a fully differential structure from input to output for maximum stability and noise immunity. Each MDT connects to a "active" pre-amp with an associated "dummy" pre-amp. This in turn connects to the mezzanine card but goes no further. It provides DC balance to the subsequent stages as well as some degree of common mode rejection from noise pickup, substrate coupling, and power supply noise. Following the pseudo-differential pair of pre-amps is a differential amplifier which provides gain and outputs a fully differential signal to subsequent stages. Following this are two stages of differential amplifiers which provide further gain while implementing bipolar shaping. Bipolar shaping was chosen to prevent baseline shift at the anticipated high level of background hits [16][20][21].

The shaper output is fed into a discriminator and Wilkinson ADC section. The ADC integrates the shaped pulse for a given gate width and stores the charge on a holding capacitor which is then run down at a constant rate<sup>1</sup>. The ADC output width thus encodes the "leading edge" charge. These data are primarily used for time slew correction to enhance timing resolution.

The Wilkinson ADC operates under the control of a Gate Generator which consists of all differential logic cells. It is thus highly immune to substrate coupling and can operate in real time without disturbing the analog signals. The final output is then sent to the LVDS cell and converted to external low level signals.

Each complete ASD channel draws approximately 10 mA from a 3.3 V supply, thus dissipating ~ 33 mW per channel. The operation of the MDT-ASD sub-cells is described in detail in the following sections

<sup>&</sup>lt;sup>1</sup> Integration gate and rundown current are variable (see section 2.7)

## 2.4 Analog signal chain

#### 2.4.1 Pre-amplifier

Specifications

- Power dissipation: 3.3 mW per pre-amp (~ 1 mA @ 3.3 V)
- Z<sub>IN</sub>: 120 ohms (DC & AC/dynamic)
- Charge gain: 1 mV/fC
- DC voltage gain: 100 (40dB)
- Input noise density: 1.3 nV/ $\sqrt{Hz}$
- ENC (with 380  $\Omega$  termination): 6000 e<sup>-</sup> rms

#### Description

The pre-amp is an unfolded cascode shown in the schematic in Figure 3.



Figure 3. Pre-amp simplified schematic

The large input transistor M1 (2400  $\mu$ m / 0.9  $\mu$ m) operates at a nominal 1 mA standing current providing low noise and low input impedance at reasonable power dissipation. Transistor M2 constitutes the cascode. Current is supplied to the high impedance node via a cascode current source (M4 & M3). There is a 10 k $\Omega$  load resistor, R1, on the high impedance node which, along with feedback resistor R2 sets the low frequency part of the input impedance. The high frequency behaviour of the circuit is determined by the feedback capacitor and the total parasitic capacitance on the high impedance node. This capacitance consists of the parallel combination of drain capacitances of M2 and M3, trace capacitance, and gate capacitance of the subsequent stages. Each of these is a well controlled process parameter with very low process variation. The value of feedback capacitor is chosen to produce uniform input impedance of 120  $\Omega$  across a wide range of frequency. Bias voltages V<sub>b</sub>[1:4] are provided by a bias circuit (not shown) which is bypassed using large external capacitors.

#### 2.4.2 Differential amplifiers

Each of the differential amplifies DA1 through DA4 is of the same basic design shown in Figure 4. The core amplifier is a differential pair of transistors, M3 & M4, with gain set by load impedance, Z, and source impedance, Y. By tailoring these impedances with some combination of resistors and capacitors, one can obtain gain stages as well as more complicated pole/zero structures or bipolar shaping structures.

The DC operating point of the amplifier is established by common mode feedback. The output nodes, OUTB (OUTA) are connected to the gates of M1(1a) and M5(5a) respectively. These transistors operate in their linear

region as resistors with, typically, 50 - 100 mV across them. Common mode gain is achieved by modulating these FET resistances via common mode output voltage. The gain of this loop is of order 10. Voltages VB1 and VB2 are set by the bias network shown to the left. Common mode feedback drives the common mode output voltage to  $V_{ref}$  which is set to  $V_{DD}/2$  or 1.65 V.



Figure 4. Differential amplifier schematic

Measured common mode output voltage is typically within 20 mV of this value. Total standing current in the circuit is set by the single polysilicon resistor, R.

Bandwidth of each of the differential amplifier stages is limited by load resistance and the total capacitance of the output node which consists of the parallel capacitance of output transistor drains, traces, and gate input of subsequent stage. Typically, each stage incurs a pole at a time constant of about 4 ns with an 11 k $\Omega$  load (~ 40 MHz 3dB – bandwidth per stage, see section 2.5.2)

Since gain of each diff-amp is largely determined by the ratio of load to source resistance (silicide blocked poly), the gain is desensitized to process variation.

#### 2.4.3 Shaper

The shaper is composed of two stages of RC networks embedded in the differential amplifiers DA[2:3]. The first diff-amp DA2 implements a pole/zero network using a series parallel RC combination shown below in Figure 5. The values are chosen to cancel the very long time constant component of the positive ion MDT pulse. This shaping stage is, however not critical as the overall pulse shape is dominated by the following bipolar shaping stage.



Figure 5. Pole/zero network

The second amplifier, DA3, uses a simple series RC network in its source location to effect a bipolar shaping stage. The RC product of this shaping stage is approximately 50 ns. The pulse thus formed by this stage achieves a high level of area balance within 10 shaping time constants or about  $1/2 \,\mu$ s. This is short compared with the estimated average time between background pulses (2.5  $\mu$ s or 400 kHz) and thus achieves good rejection to baseline shift.

#### 2.4.4 Pre-discriminator gain stage

The shaper output is AC coupled to one additional differential amplifier, DA4, referred to as prediscriminator gain stage which provides additional gain to the discriminator. This stage has smaller load resistance (5.5 k $\Omega$ ) to provide lower driving impedance to the subsequent discriminator stage. Its source resistor is chosen to be zero to provide maximum gain and bandwidth at the expense of higher process variation of gain. Since the threshold is applied at its input however, the gain sensitivity to process variation is irrelevant.

#### 2.4.5 Discriminator

The discriminator, shown below in Figure 6, is a high-gain differential amplifier with symmetrical currentmirror loads with main differential pair, M1/M2, biased at 400  $\mu$ A. Two current-mirror "loops" provide a differential gain of about 500 with no hysteresis.



Figure 6. Discriminator simplified schematic

Hysteresis is provided by the M1a/M2a pair, which unbalances the static current through the main differential pair by a variable external current, shifting the effective discriminator threshold by up to 100 mV. The main bias current is provided by R1 (poly-resistor). The expected operating regime is at a threshold of about 20 primary electrons, which corresponds to a differential signal of about 300 mV at the discriminator input.

#### 2.4.6 LVDS output cell

This cell, shown in Figure 7, provides an "LVDS-like" low-level logic output, with a nominal swing of 160 mV into 100  $\Omega$  centred at 1.2 V. This corresponds to the "reduced range link" described in IEEE 1596.3. [25].

Differential drive is provided directly from the discriminator outputs to two moderately-sized inverters (not shown). These inverters drive the output stage, which is essentially a pair of inverters (M2a/M3a and M2b/M3b) with their output current limited by transistor pairs (M1a/M1b and M4a/M4b) operating in their resistive region. Common-mode feedback from the outputs to the resistive FETs sets the common-mode output voltage.

The DC characteristics are set entirely by transistor sizes and are thus subject to process variations. Observations on fabricated devices from multiple prototype runs agree with Monte Carlo simulations and comply with the specification. Test results are provided in section 5.2.



Figure 7. LVDS driver simplified schematic

#### 2.4.7 Analog pad driver

Analog output is provided for ch-7 (last channel) only for diagnostic purposes. The pad driver cell is shown in Fig. 8 and is simply a set of cascaded source followers reminiscent of the old "Damn Fast" buffer parts from National Semiconductor.



Figure 8. Analog pad driver simplified schematic

The gain of this cell is only about 0.5 when driving a high impedance load. It is capable of driving a terminated twisted pair but at lower gain. When back terminated with 50  $\Omega$  and driving a 50  $\Omega$  load, the circuit suffers a total of approximately 8:1 attenuation. It can easily drive a 50  $\Omega$  scope input but must be ac coupled. A pulse transformer can be used for this purpose.

The analog output is useful for observation of MDT shaped signals and provides an accurate means for noise measurements. It has a separate  $V_{DD}$  connection on the chip so that it can be powered down except for diagnostic purposes as desired. The pad driver is powered up by inserting low value resistors (< 2  $\Omega$ ) into locations R108, R208, or R308 on the mezzanine cards. The pad drivers are known to cause crosstalk to their neighbouring channel, and therefore these resistors should be removed prior to installation on an MDT chamber. The mezz cards are shipped without these resistors.

#### 2.4.8 Wilkinson ADC

The Wilkinson ADC serves as a time slew correction and also provides diagnostics for monitoring chamber gas gain. It operates by creating a variable gate of 10 - 50 ns width at the leading edge of the signal, integrating the signal charge onto a holding capacitor during the gate, and then running down the hold capacitor at constant current. The rundown current is also programmable to be able to adjust for the dynamic range of the subsequent Time-to-Digital-Converter. The Wilkinson dual-slope scheme is shown in a simplified diagram in Figure 9.



Figure 9. Wilkinson charge-to-time converter principle

The Wilkinson cell is fully differential and uses the same differential transconductor as the shaper stage as a floating current source, both for the integration current source as well as the rundown current sink. A discriminator, similar to the one used for the main threshold, is used to sense when the holding capacitor has run down to zero. This discriminator is referred to as "DISC2" and its threshold is programmed via the "Wilkinson threshold" programming code. See Appendix B for programming details.

The gate generator logic is shown below in the block diagram in Figure 10.



Figure 10. Gate generator block diagram

The main discriminator, DISC1, fires a one-shot consisting of flip flop FF1 and a 15 ns delay element thus generating the Wilkinson GATE signal. Delay elements are based on complementary current sources charging appropriately sized capacitors driving logic gates with hysteresis. The trailing edge of the GATE signal fires a second flip-flop, FF2, resulting in the OUT signal. This, in turn, activates the run down current which eventually discharges the hold capacitor and is sensed by discriminator DISC2. This in turn, resets FF2, and terminates the cycle. Further input signals are inhibited by the "dead time" delay element which is programmable up to approximately one microsecond.

#### 2.4.9 Input protection

Primary input protection is provided by a pair of large N+ diodes in series with a wide 3  $\Omega$  input resistor. The resistor is a silicide blocked polysilicon resistor attached directly to the input pad. Each diode consists of eight fingers of n+ diffusion, 50 microns each, surrounded by P+ diffusion for a total finger length of 400 microns. The whole structure is surrounded by an additional N+ diffusion which acts as the collector of an "n-p-n" structure. The collector scoops up current discharged into the substrate more effectively than the P+ cathode strips alone. Each such diode has a total capacitance, area plus fringe, of about 0.8 pF.

There is also a smaller pair of P+ diodes connected to the positive supply rail. In principle, a human body model type discharge into these diodes would dump current into the positive supply rail which, therefore, requires a clamp for bare chip handling. This clamp is based on the UMC "Corner" design [26], but is a bit simpler. It is by no means, guaranteed to withstand a full HBM discharge while the device is unconnected.

While these diodes are robust, they are not sufficient to withstand a full 3 kV - 4 kV MTD chamber discharge which can be of order several amperes. Additional off-chip protection in the form of back to back 1N914 signal diodes, in conjunction with the on-chip diodes, has been shown to provide robust protection against such discharges.

All digital I/O pads are taken from the MOSIS Hi-ESD Pad Library for the HP AMOS14B process [28].

## 2.5 Subcircuit characteristics

#### 2.5.1 Pre-amplifier

Figure 11 shows the simulated signal transfer characteristic of the ASD pre-amp. The input signal is a voltage step function with a rise time of 2 ns applied to an ideal capacitor of 100 fF at the pre-amp input. The range is 50 - 800 mV yielding a charge range of 10 - 160 fC. The small signal frequency response of the pre-amplifier is shown in Figure 12. The input signal is a 1 mV AC signal.





**Figure 11.** MDT-ASD pre-amplifier: SPICE simulation of the transfer characteristic (output peak voltage vs. input charge) shows good linearity over an extended input charge range (Nominal range  $\sim 10 - 80$  fC). The gain is 0.93 mV/fC.

**Figure 12.** MDT-ASD pre-amplifier frequency response – gain and phase Bode plots: The amplifier shows a small signal gain of 41.75dB with the -3dB point at 11.94 MHz. The rolloff slope is -6dB/octave. The phase plot shows an initial phase shift of 180°, decreasing to zero at ~ 700 MHz.

## 2.5.2 Differential amplifier stages DA1 through DA4

Four differential amplifier stages DA1 through DA4 serve both as gain and as shaping amplifiers. The basic topology for all four amplifiers is identical while the feedback networks differ according to the desired frequency characteristics.

DA1 is a simple gain stage with purely resistive feedback. The bandwidth is limited by the product of the feedback resistor and the load capacitance, typically consisting of the gate capacitances of the subsequent stages and the source/drain capacitances of the input and output transistor pairs. The gain is 4.5dB with a 3dB bandwidth of 45 MHz (Figure 14). The pulse peak voltage gain is in the order of 1.1 exhibiting sufficient linear behaviour (Figure 13). DA1s main purpose is to ensure the signal being completely complementary.





**Figure 13.** Differential amplifier DA1: Output versus input pulse peak voltage. The linear region extends the working signal range by at least a factor of two.

**Figure 14.** Differential amplifier DA1 frequency response – gain and phase Bode plots: The amplifier shows a small signal gain of 4.5dB with the -3dB point at 45 MHz. The rolloff slope is -6dB/octave. The phase plot shows an initial phase shift of  $0^{\circ}$ , decreasing to -180° at ~ 3 GHz.

DA2 and DA3 constitute the shaping portion of the MDT-ASD. The desired combined shaping function has a bipolar characteristic. This frequency response is achieved by adding a series R-C branch in parallel to the resistive feedback in case of DA2 and by replacing the feedback resistor with a series R-C branch in DA3. DA2 shows a linear voltage gain of 3.4 over the extended signal range (Figure 6) while DA3 exhibits a compressive transfer characteristic with a small signal voltage gain of ~ 3.2 [9]. Again, the working signal range is roughly the first half of the plotted range.



**Figure 15.** DA2 output peak voltage vs. input peak voltage The voltage gain of 3.4 (10.6dB, compare Figure 17) is linear over the extended dynamic range.



**Figure 16.** DA3 output peak voltage vs. input peak voltage. The small signal voltage gain is  $\sim 3.2$  ( $\sim 10$ dB, compare Figure 18). The transfer curve shows a soft compressive characteristic.



Figure 17. DA2 AC characteristics. The voltage gain peaks at ~ 11dB @ 5 - 10 MHz, the roll-off slope is -18dB/octave.

Figure 18. DA3 AC characteristics. The voltage gain peaks at ~ 10dB @ 5 - 10 MHz, the roll-off slope is -12dB/octave.

The AC characteristics of the shaping amplifiers are shown in Figure 17 and Figure 18. The gain peak for both amplifiers is approximately 10dB in the range of 5 to 10 MHz.

 DA4 is the pre-discriminator gain stage of the timing discriminator with a voltage gain of 5 to 6 (16dB). The transfer curve, again covering twice the expected signal range, shows DA4 going to saturation very fast.





**Figure 19.** Differential amplifier DA4: Output versus input pulse peak voltage (extended dynamic range, see text).

A: (85.6677MHz 12.9881dB) **Figure 20.** Differential amplifier DA4 frequency response – gain and phase Bode plots: The amplifier shows a small signal gain of 16dB with the -3dB point at 86MHz. The

rolloff slope is -6dB/octave. The phase plot shows an initial phase shift of  $0^\circ$  decreasing to -80° at 400 MHz.

#### 2.5.3 Pre-Amplifier – Shaper: Combined transfer characteristic

The analog signal chain ends at DA3 output where the signal is tapped to be sent to the analog pad drivers and where the discriminator threshold is applied before the signal is put into the pre-discriminator gain stage DA4. Figure 21 shows the gain Bode plots of all individual amplifier stages plus the combined Bode plot (labelled "full chain"), thus giving the delta pulse frequency response of the pre-amplifier - shaper combination, or equivalently the frequency spectrum of the pulse at the shaper output.



**Figure 21.** Pre-amplifier – DA3 analog signal chain: AC frequency response; the amplifier chain exhibits a pass-band characteristic with a center frequency of 5 MHz. The high-pass part, mainly imposed by DA3, shows a corner frequency of 30 kHz and a slope of +6dB/octave (representing a first order high-pass filter). The low-pass section is a superposition of all four amplifier low-pass characteristics that have similar corner frequencies between 38 MHz and 44 MHz. The curve shows a - 24dB/octave slope (or 4<sup>th</sup>-order low-pass filter behaviour) above ~ 45 MHz. At approx. 500 MHz where DA2 goes flat again, the slope reduces to -18dB/octave (3<sup>rd</sup> order). The peak lies at 5 MHz showing a voltage gain of close to 70dB.

## 2.5.4 Pre-Amplifier – Shaper: Time domain pulse response

Figure 22 shows the simulated response of the amplifier chain to current Delta pulses (a) at the pre-amp input, (b) shows the pre-amplifier signal, (c) and (d) are the outputs of the differential amplifiers DA1 and DA2 respectively. The threshold is applied at the output of DA3 (e), the DA4 signal (f) is fed into the discriminator.



Figure 22. Spice simulation of the Delta pulse (a) response of the analog signal chain after the pre-amp (b), DA1 (c), DA2 (d), DA3 (threshold coupling point) (e) and DA4 (pre-discriminator gain stage) (f).

## 2.5.5 Simulation with GARFIELD signals

GARFIELD is a program for the detailed simulation of two-dimensional drift chambers (drifting of particles, including diffusion, avalanches and current induction is treated in three dimensions) [22]. The software package allows to create typical MDT signals which can be used within a Spice simulator.

Figure 23 shows the current induced on a MDT wire as seen at the tube's signal pin; (b) is the voltage at the ASD input pad assuming a simple electrical model of the tube including the termination resistor and the coupling and parasitic capacitances; (c) shows the pre-amplifier output, (d), (e) and (f) the 3 differential amplifier outputs DA1 - DA3; (g) is the DA3 signal with a 60 mV nominal threshold applied; (h) shows the DA4 signal and the discriminator output.





Figure 23. Response of one ASD channel to a MDT current signal created by GARFIELD [22].

#### 2.5.6 Wilkinson ADC

The main purpose of the Wilkinson ADC is to provide data which can be used for the correction of time-slew effects due to pulse amplitude variations by measuring the charge contained in the rising edge of the MDT signal [16][20]. Time slewing correction improves the spatial resolution of the detector. In addition, this kind of charge measurement provides a tool useful for chamber performance diagnostics and monitoring. Further applications such as dE/dx measurements of slow moving heavy particles like heavy muon SUSY partners etc are conceivable [13].

The result of the charge measurement is converted into time, encoded in the width of the output pulse. The information contained in the pulse, namely the leading edge timing and the pulse width encoded charge, will be read and converted to digital data by a TDC [1].

Figure 24 shows the response of the Wilkinson ADC to the GARFIELD signal of the last section. The two digital signals are the integration gate (16 ns) and the rundown gate (~ 55 ns). The ADC output pulse is constructed as the OR of the two gates. The rundown current was set to a medium value. The differential analog signal shows the triangular shape composed of the integration and the run-down ramp. The end of the conversion cycle is triggered by the rundown ramps undershooting the threshold of a discriminator (DISC2).



Figure 24. Wilkinson ADC: Internal ramp signals and gate signals (integration gate and rundown gate). The ADC output pulse is constructed as the OR of the two gate signals.

## 2.5.7 Analog pad driver

Channel #7 is equipped with an analog signal output which allows one to observe and monitor the shaper pulse. The signal is tapped after the shaper at the threshold coupling point between DA3 and the prediscriminator gain stage DA4 and fed into an analog output driver. The pad driver has a voltage gain of -3.7dB and a bandwidth of 185 MHz (Figure 25).



Figure 25. Analog pad driver frequency response – gain and phase Bode plots: The amplifier shows a small signal gain of -3.7dB with the -3dB point at 184 MHz. The rolloff slope is -6dB/octave.

## 2.6 Simulator

All simulations were done using BSIM3 Version 3.1 Level 49 MOS transistor-models<sup>2</sup> and the AVANT® Star-HSPICE simulator release 1998.2 (Star-HSPICE 98.2.1 [980912])

<sup>&</sup>lt;sup>2</sup> The transistor models used in all simulations are listed in Appendix-A (section 5.1)

## 2.7 Programmable parameters

It is necessary to control or tune certain analog and functional parameters of the MDT-ASD, both at powerup/reset and during run time. Rather than applying external currents or voltages, it was chosen to send the control signals as digital data to the chip, where they are converted into physical quantities by custom Digital-to-Analog Converters (DACs) as required. A serial I/O data interface was implemented in the ASD, containing digital I/O ports, shift registers plus shadow registers and the required control logic (see 2.7.2 below). The data as well as the control signals and the shift register clock are generated by control logic in the TDC chip (AMT-3)<sup>[3]</sup> on the mezzanine card and are transmitted to the ASDs using a JTAG like protocol.

Table 6 gives a summary of all programmable parameters including their nominal/default settings, range, resolution/LSB and number of bits. The total number of control bits/ASD chip is 53. A power-up/reset routine, which loads the ASD registers with the nominal values of Table 6 will be incorporated in the JTAG controller or at the CSM/ROD. A complete description of all programmable parameters and their recommended values is given in Appendix-B

Parameter	Nominal value	Range	LSB	Units	Resolution (bits)
DISC1 Threshold	-39	-255 to +255	2	mV	8
DISC1 Hysteresis	2.5	0-~19	1.25	mV	4
Wilkinson integration gate	20	8 - 45	2.5	ns	4
DISC2 Threshold	30	32 - 256	32	mV	3
Wilkinson discharge current	5.9	2.4 - 7.3	0.7	μA	3
Dead-time	535	~20 to ~535	~75	ns	3
Calibration channel mask	—	-		_	—
Calibration capacitor select	_	50 - 400	50	fF	3
Channel mode	ON	ON, HI, LO	_	_	_
Chip mode	ADC	ADC, ToT	_	_	_

Table 6. Summary of programmable parameters

Total number of bits: 53

#### 2.7.1 Programmable analog parameters

#### 2.7.1.1 Timing discriminator threshold

The threshold for the timing discriminator (DISC1) is applied at the AC coupled input of the prediscriminator differential amplifier (DA-4). As the signal path is fully differential, we use two complementary 8bit dual resistor divider voltage-DACs with an output swing of 255 mV where about a central point which is nominally VDD/2. The two DACs receive control codes which are inverse to one another; consequently the potential difference between both DAC outputs, corresponding to the applied threshold, can vary from 255 mV through zero to -255 mV. The nominal threshold setting is -39 mV. Refer to [16][19][20] for the determination of optimum threshold levels. Positive and negative reference potentials are supplied by bootstrap type voltage references.

Parameter	Definition	Value	Units
Туре	VDAC	_	_
Range	$V_{RP} - V_{RN}$	512	mV
Resolution	N bits	8	_
LSB	$(V_{RP} - V_{RN})/2^N$	2	mV
Differential non-linearity	$MAX(V_{n+1} - V_n) - LSB$	< 0.5	LSB

Table 7.	8-bit	VDAC	design	parameters
----------	-------	------	--------	------------

<sup>&</sup>lt;sup>3</sup> See "AMT-3 User's Manual at http://huhepl.harvard.edu/~mdt\_elx/octal\_mezz\_info/index.htm



Figure 26. Block schematic of the 8-bit threshold voltage DAC

An analysis of the above circuit shows that the output voltage, DACOUT, is given by

$$DACOUT = R_N + \frac{R_P - R_N}{512} \cdot N = R_N + N \cdot 1mv$$

Where  $R_P \& R_N$  are the positive and negative voltage references and N is the programming code. The voltage reference circuit is designed so that  $R_P - R_N$  is set to 512 mv. There are two such DACs, each receiving complementary codes with the final result that the differential voltage applied to the discriminator is given by,

$$\Delta V_{Out} = (N-N) \cdot 1mv = (2 \cdot N - 255) \cdot 1mv$$

#### 2.7.1.2 Offset voltages - Chip Tester and Mezz Test Databases

Each channel in the ASD has an actual threshold voltage which is different from the ideal threshold voltage. The difference is termed the offset voltage and is measured for each channel using noise hit rate techniques. For historical reasons, the Chip Test and Mezz Test databases used slightly different formulae for the conversion from programming code to differential voltage resulting in small differences between the offsets listed in the databases and the actual offsets. The formulas used by the Chip Tester and Mezz Test databases are given respectively by,

$$\Delta V_{Out} = (2 \cdot N - 256) \cdot 1mv$$
 &  $\Delta V_{Out} = (2 \cdot N - 254) \cdot 1mv$ 

Thus, to recover the actual offsets, one must *add 1 mv to the number in the Chip Test database* and/or *subtract 1 mv from the value in the Mezz Test database*.

#### 2.7.1.3 Timing discriminator hysteresis

It was demonstrated that the option of a wide-range adjustable hysteresis for the timing discriminator is a useful feature to reduce the probability of multiple threshold crossings in the tail of the MDT signal [16][19][20]. It also improves the system reliability by removing ambivalent output states of the discriminator due to signals or signal fluctuations close to the threshold level. The hysteresis for DISC1 is applied through a scaled-transistor current source DAC with a resolution of 4 bits. The range of the DAC is 320  $\mu$ A with a LSB of 40  $\mu$ A. This

corresponds to a hysteresis voltage range of 0 - 20 mV at the threshold coupling point DA-4 (0 - 7 primary electrons) or 0 - 100 mV at the discriminator.

#### 2.7.1.4 Wilkinson ADC Control

- The **integration gate width** can be set from 8 ns to 45 ns in steps of 2.5 ns (4-bit). This setting influences what fraction of the leading edge charge of the signal is used for time slew correction. The nominal gate width is 15 ns which corresponds to the average peaking time t<sub>p</sub> of the pre-amplifier. It can be demonstrated that the time slewing is only correlated to the leading edge charge and not to the total signal charge of the MDT signal. ADC measurements with a gate > 2 × t<sub>p</sub> thus can not be used to further improve the spatial resolution of the system [16], [19], [20]. However for dE/dX for particle identification, longer gates are desirable [13]. The current controlling the gate width is set by a binary-weighted switched resistor string.
- The **threshold** is applied to the differential threshold terminals of the Wilkinson discriminator (DISC2) by two coupled resistor divider voltage DACs with 3-bit resolution and a range of 16 mV to 128 mV (LSB = 16 mV). One set of control signals sets both DACs complementary. Unlike DISC1 threshold, the two DACs do not cover the same range. The range of the positive going DAC is  $V_{base} + 16$  mV to  $V_{base} + 128$  mV, the one of the negative from  $V_{base} 16$  mV to  $V_{base} 128$  mV. The minimum threshold thus amounts to 32 mV, the maximum to 256 mV. The same voltage references as for the DISC1 threshold DACs are used.

The DISC2 threshold also affects the width of the Wilkinson ADC output pulse (see below) but does not influence the ADC performance in a wide range and is primarily implemented for troubleshooting and fine-tuning purposes.

- The discharge (rundown) current of the integration capacitors is set by a binary-weighted switched resistor chain in a range between 2.4  $\mu$ A and 7.3  $\mu$ A (3-bit). This allows the ADC output pulse width to be adjusted to the dynamic range of the TDC (200 ns @ resolution 0.78125 ns). This pulse width range (caused by the MDT signal amplitude range) is jointly determined by the integration gate width, the DISC2 threshold and the discharge current. For nominal settings (integration gate: 15 ns, DISC2 threshold: 32 mV differential) and a typical input signal, the ADC output can be set in the range of 85 to 135 ns by controlling the rundown current. The nominal setting (4.5  $\mu$ A) yields a 110 ns output pulse. The dynamic range (input signal from "just-above-threshold" to saturation) of the ADC output appears at these nominal settings to be 40 ns 140 ns (100 ns range  $\Rightarrow$  7-bit TDC resolution).
- The **deadtime** setting defines an additional time window after each hit during which the logic does not accept and process new input. It can be set from 17 to 535 ns in steps of ~75 ns (3 bit). The nominal setting is 535 ns corresponding to the maximum drift time in the MDT. This feature can be used to suppress spurious hits due to multiple threshold crossings in the MDT signal tail (additionally facilitated by the bipolar shaping scheme). The deadtime window is added to the output pulse, thus a minimum deadtime is always present (the time of the output pulse itself). The current controlling the dead time is set by a binary-weighted switched resistor string.

Different combinations of the ADC settings affect the output pulse in a wide range. For minimum integration gate (8 ns), high rundown current (7.3  $\mu$ A) and high DISC2 threshold (128 mV), the width of the pulse can go as low as 15 ns for a very small input signal. The other extreme (gate 45 ns, rundown current 2.4  $\mu$ A, DISC2 threshold 16 mV) yields a 240 ns ADC output pulse for a large signal (note that certain settings exceed the TDC dynamic range).

## 2.7.2 Programmable functional parameters

### 2.7.2.1 Calibration/test pulse injection

In order to facilitate chip testing during the design phase as well as to perform system calibration and test runs with the final assembly, a calibration/test pulse injection system was integrated in the chip. It consists of a parallel bank of 8 switchable 50 fF capacitors per channel and an associated channel mask register (Figure 27). The mask register allows for each channel to be selected separately whether or not it will receive test pulses. The capacitors are charged with external voltage pulses, nominal 200 mV swing standard LVDS pulses, yielding an input signal charge range of 10 - 80 fC.



Figure 27. Calibration/test pulse injection - block diagram

## 2.7.2.2 Chip mode

One bit is used to set the global output mode of the MDT-ASD. The two modes are:

ADC mode (default)	In this mode, the output pulse width represents the charge measured in the leading edge of the MDT signal (pulse width encoded charge measurement, see section "Wilkinson ADC control"). The rising edge contains the timing information.
ToT mode (Time-over-Threshold)	In this mode, the discriminator signal itself is sent to the output drivers. Thus the width of the pulse is determined by the shape and amplitude of the MDT signal. Multiple threshold crossings (and output pulses) are possible. The rising edge of the first (main) pulse contains the timing information for the event.

## 2.7.2.3 Channel mode

For diagnostic (boundary scan) and troubleshooting purposes, the output of each channel can be set to one of three states (2 bits per channel)

ON	Channel on. Default working setting.
HI	LVDS output of the respective channel is forced HIGH ('Logic 1') (regardless of what happens in the analog part of this channel).
LO	Like above but 'Logic 0'. These two settings allow boundary scan type connectivity checking of the circuit board. Particularly useful for large scale production testing.

## 2.8 Serial data interface

#### 2.8.1 Architecture

The chosen ASD serial data interface architecture employs separate shift and working registers. The shift register is connected directly to digital input and output pads respectively. Its length is designed to hold a complete set of control bits (53). The data can be uploaded any time (asynchronously) to the shadow registers, which control the DACs, multiplexers etc. The architecture allows downloading the whole set of active bits from the shadow to the shift register in order to send them back to the controller for diagnostic or monitoring purposes. This can be done any time and does not interfere with the normal operation of the ASD. The interface, for each data bit, consists of the shift register-cell, implemented as a static master-slave D flip-flop, the shadow register cell, realized as a static transparent latch and 2 two-in-one multiplexers (Figure 28). ASDs thus can be daisy-chained to form a closed JTAG type control loop.



Figure 28. Serial data interface

#### 2.8.2 I/O operation

The protocol requires 2 data lines (TO and FROM chip), 3 control lines (SHIFT [D0], DOWN [D1], LOAD [D2]) and one clock line (Table 8). The configuration allows extensive control over the data flow (Table 9). HOLD mode keeps the data in the shift register by feeding back each cell with its own content. SHIFT mode shifts data right at the rising edge of the clock. LOAD active copies the bits in the shift register to the shadow register at any time (asynchronous). DOWN active copies the contents of the shadow registers to the shift register at the next rising clock edge (overrides SHIFT – HOLD). The ASD serial input expects the data to be stable at the rising edge of the clock  $\pm$  a few nanoseconds. The controller will change data bits at the falling clock-edge. Thus data are stable at the input for the entire clock period with the sensitive rising edge in the middle. Data bits at the ASD serial data output also change state at the falling edge of the clock.

#### Table 8. Serial interface signal lines

DATA_IN	Data line from controller to ASD shift register input
DATA_OUT	Data line from ASD shift register output to controller
CLK	Clock line
D[0:2]	Register control lines

#### Table 9. Serial interface instruction encoding

Instruction	D0	D1	D2	Operation
SHIFT	1	0	Х	Shift right at rising edge of CLK
HOLD	0	0	Х	Keep shift register contents (self feedback)
DOWN	Х	1	Х	Copy contents of shadow register to shift register @ rising edge of CLK
LOAD	Х	Х	1	Load shadow registers with contents of shift register (asynchronous)

Shift and shadow registers have a length of 54 bits, where 53 are actual data bits. The last shift register cell is clocked with an inverted clock, making the output change at the falling edge of the clock. A DOWN instruction causes the last cell to perform a HOLD operation.

#### 2.8.3 Shift register bit assignment

The bit assignment of the shift register is given in Table 10. JTAG bit 0 is the last bit to enter the shift register. Data words are loaded LSB first. Channel 1 is the top most channel when looking at the chip with the analog inputs on the left-hand side. The mask bit for channel 1 is JTAG bit 0. The DACs for Rundown Current and DISC2 Threshold give the lowest output for all bits set. All other DACs vice versa.

JTAG bit #	Description	LSB/code
[0:7]	Channel mask register $1 - 8$ [0:7]	bit 0 channel 1 (top)
[8:10]	Calibration injection capacitor select [2:0]	bit 10 LSB
[11:18]	Main threshold DAC (DISC1) [7:0]	bit 18 LSB
[19:21]	Wilkinson ADC threshold DAC (DISC2) [2:0]	bit 21 LSB
[22:25]	Hysteresis DAC (DISC1) [3:0]	bit 25 LSB
[26:29]	Wilkinson ADC integration gate [3:0]	bit 29 LSB
[30:32]	Wilkinson ADC rundown current [2:0]	bit 32 LSB
[33:35]	Deadtime [2:0]	bit 35 LSB
[36:37]	Channel mode – channel 1 (top) [1:0]	
[38:39]	Channel mode – channel 2 [1:0]	
[40:41]	Channel mode – channel 3 [1:0]	'00' ON (active)
[42:43]	Channel mode – channel 4 [1:0]	'01' ON (active)
[44:45]	Channel mode – channel 5 [1:0]	'10' LO (forced)
[46:47]	Channel mode – channel 6 [1:0]	'11' HI (torced)
[48:49]	Channel mode – channel 7 [1:0]	
[50:51]	Channel mode – channel 8 (bottom) [1:0]	
[52]	Chip mode	'0' ADC, '1' ToT

Table 10.	Shift	register	bit	assignment
-----------	-------	----------	-----	------------

							•	•	Sł	nit	t (	d	ire	ct	10	1																																					
0	1 2	3	4	. 5	5 0	6 ′	7	8	9	10	11	1	21	3	14	5	16	17	18	19	20	21	22	23	3 24	125	5 <mark>26</mark>	27	7 28	29	30	31	32	33	34	35	<mark>36</mark>	37	<mark>38</mark>	<mark>39</mark>	<mark>40</mark>	<mark>4</mark> 1	l 42	243	<mark>3</mark> 44	<mark>4</mark> 4:	54	64′	7 <mark>4</mark> 3	849	<del>)</del> 50	51	52
1							3	2		0	7								0	2		0	3			0	3			0	2		0	2		0	1	0	1	0	1	0	1	0	1	0	) 1	0	) 1	0	1	0	
	Cha	ann	nel	ma	ask	C		C	Cap	)			Dľ	SC	11	Гh	res	sh		D	ISC	22		Dľ	SC	1	I	nte	egra	at.	R	un	d.	D	ead	d-						C	<u>'ha</u>	nn	el	Mo	ode	;					С
								se	le	ct										Tł	ıre	sh	Н	lys	ter	es.		G	ate		(	Cur	r.	ti	me	e																	Μ

Figure 29. Shift register image

# 3 IC layout

## 3.1 Die and packaging

Eight channels of the ASD analog signal chain (Figure 2) and the serial I/O data interface plus DACs, registers and control logic for the programmable features are fabricated on a 3180  $\mu$ m × 3720  $\mu$ m die. The floor plan and the chip layout are shown in Figure 30. All analog inputs are placed on the left side of the chip while the LVDS outputs lie opposite. Top and bottom sides are taken by the digital I/O and power supply pads. V<sub>DD</sub> and GND buses are connected to pads on both top and bottom side of the chip to minimize voltage drops along the power buses.

Testability is provided by an adequate number of probe pads at crucial points across the layout. These pads however are accessible only by means of a probe station.

The chip is packaged using a rectangular 80-pin PQFP80E package with the dimensions  $14 \text{ mm} \times 20 \text{ mm}$  and a pin pitch of 0.8 mm. A pin-out diagram and a bonding diagram plus additional information on the package can be found in appendix 5.3.



Figure 30. Octal MDT-ASD: Floor plan and chip layout for the HP 0.5 µm CMOS process

## 3.2 Substrate noise coupling

The MDT-ASD is a "mixed signal" ASIC and as such, careful attention must be paid to the issue of substrate noise coupling [23]. In particular, the Wilkinson Gate Generator subsection operates in essentially real time unlike the serial I/O programmable logic cells in the chip. This presents potential problems due to substrate coupled digital noise into the analog sections of the chip. To alleviate this potential source of coupling, the gate generator logic sub-cells are all custom built fully differential logic. Each rail-to-rail logic swing is accompanied by a complementary swing in close physical proximity. In addition, the logic cells are encircled by guard-rings connected to substrate nets which are tied to ground off-chip via dedicated wire bonds.

The option of back-plating the chip and tieing the substrate directly to the package ground by conductive glueing has been taken into consideration. However, tests on a small series of prototypes have shown no considerable effect of reducing substrate noise coupling.

Extensive testing has shown that coupling of the differential logic cells into the analog signal chain occurs at very low levels.

## 4 Prototyping - test and measurement results

All sub-circuits and building blocks of the MDT-ASD were prototyped at different stages of the development. One of the prototypes, dubbed "ASD light", a reduced-functionality<sup>4</sup> 4-channel chip was produced in larger quantities to be used for MDT chamber production testing. The following sections contain test and measurement results taken from different prototype chips, but mainly from the final octal prototype ASD00A. All results are produced by the final sub-circuit versions as implemented on ASD00A and intended to be identical on the production version of the chip.

## 4.1 Sub-circuits and building blocks

## 4.1.1 Bipolar shaper

Figure 31 shows oscilloscope traces of the shaper delta pulse response (top) and its integral (bottom). The bipolar shaped pulse achieves area balance after  $\sim 400$  ns which is slightly better than the specification value of 500 ns (compare 2.4.3).



Figure 31. Bipolar shaper pulse (delta response) and integral. Area balance at ~ 400 ns.

<sup>&</sup>lt;sup>4</sup> Although ASD99b does not contain the final functionality (charge ADC, programmability, etc.) it meets all analog specifications.

## 4.1.2 Amplifier sensitivity

Figure 33 shows oscilloscope traces of the shaper output at the threshold coupling point. The measurements were taken with a calibrated probe using well defined input charges. The peaking time (time between the arrows) is 14.4 ns. There is a probe attenuation of 10:1 which is not accounted for in the peak voltage values in the left hand column. Due to the differential architecture, the voltages have to be multiplied by a factor 2 to obtain the total gain.



Figure 32. Shaper output for 40, 60, 80 and 100 fC input charge. The peak voltages translate into the sensitivity curve below by multiplying with a factor of two (single-ended to differential) and taking into account a probe attenuation of 10:1.

![](_page_39_Figure_0.jpeg)

Figure 33. Sensitivity of the analog signal chain (Pre-amp to shaper) for the expected input signal range. The gain amounts to ~ 10 mV/fC, exhibiting very good linearity.

#### 4.1.3 Discriminator time slew

Due to the finite rise time of the signal at the discriminator input, different signal amplitudes with respect to the threshold level produce different threshold crossing times. This effect is called time slew. Figure 34 shows the time slew as measured for a constant threshold by varying the input charge and for a constant input signal by scanning the threshold. The time slew in the expected charge region ( $\sim 20 - 80$  fC) is of the order 2 - 3 ns.

![](_page_39_Figure_4.jpeg)

Figure 34. Time slew of the MDT-ASD signal chain. The slew is the timing of the discriminator 50% point of transition as a function of input signal amplitude for a 20 mV threshold.

## 4.1.4 Wilkinson ADC performance

The transfer characteristic of the Wilkinson charge ADC is plotted in Figure 35. The traces show the nonlinear relation between input charge and output pulse width for 4 different integration gates. The advantage of this compressive characteristic is that small signals which require a higher degree of time slew correction gain from a better charge measurement resolution. The disadvantage is an increased number of calibration constants. The dynamic range spans from 90 ns (8 ns gate) to 150 ns (45 ns gate).

![](_page_40_Figure_2.jpeg)

Figure 35. Width of the Wilkinson ADC output pulse as a function of input charge for 4 different integration gate widths (left).

## 4.1.5 Timing discriminator threshold DAC

Table 11 summarizes the main design parameters and measurement results of the voltage DAC. The measured transfer curve is shown in Figure 36. Differential and integral non-linearity, the most important DC parameters for a converter, are defined in Table 11 and plotted in Figure 37 and Figure 38. Note the maximum differential non-linearity error being of the order of only one tenth of one LSB.

Parameter	Definition	Specified	Measured	Units
Туре	VDAC	_	_	-
Range	$V_{RP} - V_{RN}$	512	514	mV
Resolution	N bits	8	_	_
LSB	$(V_{RP} - V_{RN})/2^N$	2.00	2.008	mV
Differential non-linearity	$MAX(V_{n+1} - V_n) - LSB$	< 0.5	0.13	LSB
Integral non-linearity	$MAX(V_n - V_{n,ideal})$	< 1	0.75	LSB

Table 11. Comparison of specified and measured threshold DAC properties

![](_page_41_Figure_4.jpeg)

8-bit voltage DAC (threshold) - transfer characteristic

Figure 36. VDAC transfer curve

![](_page_42_Figure_0.jpeg)

Figure 37. VDAC differential non-linearity

![](_page_42_Figure_2.jpeg)

Figure 38. VDAC integral non-linearity

#### 4.1.6 Timing discriminator hysteresis DAC

Hysteresis is applied to the discriminator via a scaled transistor current source DAC. Figure 39 shows the measured transfer characteristic and differential non-linearity of the DAC. The maximum differential non-linearity amounts to  $\pm 5 \,\mu$ A at an LSB of 35  $\mu$ A.

![](_page_43_Figure_2.jpeg)

Figure 39. Hysteresis DAC transfer curve and differential non-linearity.

#### 4.1.7 Serial data interface

Tests on the control data interface showed full functionality according to the specifications. The data interface was tested up to a clock frequency of 150 MHz. No data corruption was observed. Registers and logic were tested to work within a supply voltage range of 2.0 V to 5.0 V.

## 4.2 System performance

#### 4.2.1 Noise behaviour and non-systematic measurement errors

The timing information carried by the ASD output signal is recorded and converted by the AMT (Atlas Muon TDC) time-to-digital converter [3]. The AMT can be set to provide a dynamic range for the pulse width measurement of 0 - 200 ns with a bin size of 0.78 ns [3]. If the ASD is programmed to produce output pulses up to a maximum of 200 ns, then the combination of the ASD and the AMT chip represents a charge-ADC with a resolution of 7 - 8 bits.

Non-systematic errors in the timing and charge measurement due to electronic noise in the ASDs and AMTs and quantization errors set a limit to the performance of the system. The following two sections present test results on the noise performance of the ASD and determine how the noise introduces error and degrades the accuracy of the measurements.

#### 4.2.1.1 Time measurement

Figure 40 shows the measured RMS error of the leading edge time measurement at the output of the ASD as a function of threshold overdrive. The lower curve gives the noise for floating pre-amplifier inputs while the upper curve includes the effect of the 380  $\Omega$  tube termination resistor. The threshold is set to its nominal value of 60 mV (corresponding to ~ 6 fC). The horizontal axis gives the charge of the input signal applied through the test pulse injection system. Typical muon signals are in the range of 40 - 50 fC resulting in a RMS error of the order of 200 ps.

The time-to-digital conversion in the AMT shows a RMS error of 305 ps, including 225 ps of quantization error [4]. The resulting total error of the time measurement, covering all noise sources from the front-end down to the A/D conversion, will typically be of the order of 365 ps RMS.

![](_page_44_Figure_0.jpeg)

Figure 40. RMS error of the leading edge timing measurement vs. input charge for a fixed discriminator threshold (set to its nominal value of 60 mV or 5 fC). Typical muon signals will be of the order of 40 - 50 fC. Bottom curve: floating pre-amp input, top curve: with 380  $\Omega$  tube termination resistor.

![](_page_44_Figure_2.jpeg)

Figure 41. Measured AMT conversion error including quantization noise [4].

#### 4.2.1.2 Charge measurement

Variations in the pulse width at the ASD output are typically below 600 ps RMS, depending on signal amplitude and integration gate width (Figure 42). Figure 43 shows the ASD Wilkinson noise versus threshold overdrive in percent of the measured charge for 3 short integration gate widths. The pulse width conversion (two independent pulse-edge quantizations) in the AMT shows a RMS error of 430 ps including quantization error. Hence, the resulting total error, covering all noise sources from the front-end down to the A/D conversion, stays in the range of under 800 ps RMS. This number corresponds to a typical error of well below 1% of the measured charge for the vast majority of signals (Figure 43).

The effect of the tube termination resistor can be seen in Figure 44 (also Figure 40). Contributing about 4000 e<sup>-</sup> ENC, this termination resistor constitutes the dominant noise source of the read-out system [5].

All systematic charge measurement errors like converter non-linearities and channel-to-channel variations can be calibrated out using the ASD's programmable test pulse injection system.

![](_page_45_Figure_2.jpeg)

Figure 42. RMS error of Wilkinson pulse width at the output of the ASD as a function of input signal charge for a fixed discriminator threshold (nominal).

![](_page_46_Figure_0.jpeg)

Figure 43. RMS error of Wilkinson pulse width at the output of the ASD as a function of input signal charge for a fixed discriminator threshold (nominal), given in percent of the measured charge. Note the decrease in noise for growing integration gate widths.

![](_page_46_Figure_2.jpeg)

Figure 44. Effect of the 380  $\Omega$  tube termination resistor on the charge measurement error.

## 4.2.2 Power consumption

![](_page_47_Figure_1.jpeg)

Figure 45. Measured power consumption versus supply voltage for one channel of the octal ASD00A prototype. The consumption is < 35 mW / channel.

# 5 Appendix-A

## 5.1 MOS transistor models

+VERSION +XJ +K1 +K3B +DVTOW +DVTOW +UC +UC +AGS +KETA +KETA +RDSW +WR	408 = = = = = = = = = = =	SN NMOS 3.1 1.5E-7 0.7328155 -0.6826036 0 5.9023096 494.1066594 3.434774E-11 0.1848153 -1.711114E-3 1.640042E3 1 1E-7	TNOM NCH K2 W0 DVT1W DVT1 UA VSAT B0 A1 PRWG WINT		27 1.7E17 -0.0164557 5.954482E-6 0 1.0356475 5.793483E-10 1.259976E5 2.222029E-6 0 -0.0418215 2.612312E-7	LEVEL TOX VTH0 K3 NLX DVT2W DVT2 UB A0 B1 A2 PRWB LINT		49 9.6E-9 0.6607278 37.6307825 1.160795E-8 0 -0.1928577 1.282667E-18 0.9390877 5E-6 1 -0.0750653 1.114883E-7 1
+DWB	=	1.235807E-8	VOFF	=	-0.0896698	NFACTOR	=	1.2143784
+CIT	=	0	CDSC	=	1.171765E-4	CDSCD	=	1E-3
+CDSCB +DSUB	=	2.979369E-5 0.7387012	PCLM	=	0.6279545	PDIBLC1	_	3.4153E-3 0.0416968
+PDIBLC2	=	3.027171E-3	PDIBLCB	=	-0.1	DROUT	=	0.4026747
+PSCBE1 +DELTA	=	3.664597E10 0.01	PSCBE2 MOBMOD	=	1.6701E-8 1	PVAG PRT	=	0.1613363
+UTE	=	-1.5	KT1	=	-0.11	KT1L	=	0
+KT2	=	0.022	UA1	=	4.31E-9	UB1	=	-7.61E-18
+UCI +WLN	=	-5.6E-11 1	WW	_	3.3E4 -1.245E-15	WL	_	1.125
+WWL	=	0	LL	=	0	LLN	=	1
+LW	=	0	LWN	=	1	LWL	=	0
+CAPMOD +CGSO	=	2.51E-10	CGBO	=	0.4 1E-11	CJ	_	2.51E-10 5.06534E-4
+PB	=	0.99	MJ	=	0.7315511	CJSW	=	4.076138E-10
+PBSW	=	0.99	MJSW	=	0.1	PVTH0	=	3.611855E-4
+PRDSW +LKETA	=	-47.8578499 1.690549E-3	PAGS	=	8.209074E-3 0.0968	WKEIA	=	-5.880416E-3
*								
.MODEL CN	105	SP PMOS	THOM		27	LEVEL	=	49
+ VERDION	_	3.1		_	//		_	
+XJ	=	1.5E-7	NCH	=	1.7E17	VTH0	=	-0.8451175
+XJ +K1	=	1.5E-7 0.374455	NCH K2	= =	1.7E17 0.0214736	VTH0 K3	=	-0.8451175 44.5726978
+XJ +K1 +K3B	= = =	1.5E-7 0.374455 -1.4496401	NCH K2 W0	= = =	1.7E17 0.0214736 5.256776E-6	VTH0 K3 NLX	= = =	-0.8451175 44.5726978 8.640935E-8
+XJ +K1 +K3B +DVT0W +DVT0		1.5E-7 0.374455 -1.4496401 0 3.8393012	NCH K2 W0 DVT1W DVT1		1.7E17 0.0214736 5.256776E-6 0.6051434	VTH0 K3 NLX DVT2W DVT2		-0.8451175 44.5726978 8.640935E-8 0 -0.0821732
+XJ +K1 +DVT0W +DVT0 +U0		1.5E-7 0.374455 -1.4496401 0 3.8393012 179.9725329	NCH K2 W0 DVT1W DVT1 UA		1.7E17 0.0214736 5.256776E-6 0 0.6051434 1.189439E-9	VTH0 K3 NLX DVT2W DVT2 UB		-0.8451175 44.5726978 8.640935E-8 0 -0.0821732 1.189025E-18
+XJ +K1 +K3B +DVT0W +DVT0 +U0 +UC		1.5E-7 0.374455 -1.4496401 0 3.8393012 179.9725329 -5.01386E-11	NCH K2 W0 DVT1W DVT1 UA VSAT		1.7E17 0.0214736 5.256776E-6 0.6051434 1.189439E-9 1.831276E5	VTH0 K3 NLX DVT2W DVT2 UB A0		9.6E-9 -0.8451175 44.5726978 8.640935E-8 0 -0.0821732 1.189025E-18 0.6676752
+XJ +K1 +K3B +DVTOW +DVTO +U0 +UC +AGS +KETD		1.5E-7 0.374455 -1.4496401 0 3.8393012 179.9725329 -5.01386E-11 0.325462 9.806091E-4	NCH K2 W0 DVT1W DVT1 UA VSAT B0 A1		1.7E17 0.0214736 5.256776E-6 0 0.6051434 1.189439E-9 1.831276E5 5.720667E-6	VTH0 K3 NLX DVT2W DVT2 UB A0 B1 A2		9.62-9 -0.8451175 44.5726978 8.640935E-8 0 -0.0821732 1.189025E-18 0.6676752 5E-6
+XJ +K1 +K3B +DVTOW +DVTO +U0 +U0 +UC +AGS +KETA +RDSW		1.5E-7 0.374455 -1.4496401 0 3.8393012 179.9725329 -5.01386E-11 0.325462 9.806091E-4 2.476373E3	NCH K2 W0 DVT1W DVT1 UA VSAT B0 A1 PRWG		1.7E17 0.0214736 5.256776E-6 0 0.6051434 1.189439E-9 1.831276E5 5.720667E-6 0 0.0212227	VTH0 K3 NLX DVT2W DVT2 UB A0 B1 A2 PRWB		9.62-9 -0.8451175 44.5726978 8.640935E-8 0 -0.0821732 1.189025E-18 0.6676752 5E-6 1 -0.0823133
+XJ +K1 +DVT0W +DVT0W +U0 +UC +AGS +KETA +RDSW +WR		1.5E-7 0.374455 -1.4496401 0 3.8393012 179.9725329 -5.01386E-11 0.325462 9.806091E-4 2.476373E3 1	NCH K2 W0 DVT1W DVT1 UA VSAT B0 A1 PRWG WINT		1.7E17 0.0214736 5.256776E-6 0 0.6051434 1.189439E-9 1.831276E5 5.720667E-6 0 -0.0212227 2.441032E-7	VTHO K3 NLX DVT2W DVT2 UB A0 B1 A2 PRWB LINT		9.62-9 -0.8451175 44.5726978 8.640935E-8 0 -0.0821732 1.189025E-18 0.6676752 5E-6 1 -0.0823133 4.330033E-8
+XJ +K1 +K3B +DVTOW +DVT0 +U0 +UC +AGS +KETA +KETA +KETA +RDSW +WR +XL +XL		1.5E-7 0.374455 -1.4496401 0 3.8393012 179.9725329 -5.01386E-11 0.325462 9.806091E-4 2.476373E3 1 -1E-7 1.1726E 0	NCH K2 W0 DVT1W DVT1 UA VSAT B0 A1 PRWG WINT XW		1.7E17 0.0214736 5.256776E-6 0 0.6051434 1.189439E-9 1.831276E5 5.720667E-6 0 -0.0212227 2.441032E-7 0 0.0056207	VTHO K3 NLX DVT2W DVT2 UB A0 B1 A2 PRWB LINT DWG		9.62-9 -0.8451175 44.5726978 8.640935E-8 0 -0.0821732 1.189025E-18 0.6676752 5E-6 1 -0.0823133 4.330033E-8 -2.061704E-8 0.0627864
+XJ +K1 +K3B +DVTOW +DVT0 +U0 +UC +AGS +KETA +RDSW +WR +XL +DWB +CIT		1.5E-7 0.374455 -1.4496401 0 3.8393012 179.9725329 -5.01386E-11 0.325462 9.806091E-4 2.476373E3 1 -1E-7 1.11758E-8 0	NCH K2 W0 DVT1W DVT1 UA VSAT B0 A1 PRWG WINT XW VOFF CDSC		1.7E17 0.0214736 5.256776E-6 0 0.6051434 1.189439E-9 1.831276E5 5.720667E-6 0 -0.0212227 2.441032E-7 0 -0.0956807 5.707153E-4	VTH0 K3 NLX DVT2W DVT2 UB A0 B1 A2 PRWB LINT DWG NFACTOR CDSCD		9.6E-9 -0.8451175 44.5726978 8.640935E-8 0 -0.0821732 1.189025E-18 0.6676752 5E-6 1 -0.0823133 4.330033E-8 -2.061704E-8 0.9637884 2.363737E-4
+XJ +K1 +K3B +DVT0W +DVT0 +U0 +UC +AGS +KETA +KETA +KETA +RDSW +WR +XL +DWB +CIT +CDSCB		1.5E-7 0.374455 -1.4496401 0 3.8393012 179.9725329 -5.01386E-11 0.325462 9.806091E-4 2.476373E3 1 -1E-7 1.11758E-8 0 1E-3	NCH K2 W0 DVT1W DVT1 UA VSAT B0 A1 PRWG WINT XW VOFF CDSC ETA0		1.7E17 0.0214736 5.256776E-6 0 0.6051434 1.189439E-9 1.831276E5 5.720667E-6 0 -0.0212227 2.441032E-7 0 -0.0956807 5.707153E-4 0.0694365	VTH0 K3 NLX DVT2W DVT2 UB A0 B1 A2 PRWB LINT DWG NFACTOR CDSCD ETAB		9.62-9 -0.8451175 44.5726978 8.640935E-8 0 -0.0821732 1.189025E-18 0.6676752 5E-6 1 -0.0823133 4.330033E-8 -2.061704E-8 0.9637834 2.363737E-4 5.461067E-3
+XJ +K1 +K3B +DVT0W +DVT0 +U0 +UC +AGS +KETA +RDSW +WR +XL +DWB +CIT +CDSCB +DSUB		1.5E-7 0.374455 -1.4496401 0 3.8393012 179.9725329 -5.01386E-11 0.325462 9.806091E-4 2.476373E3 1 -1E-7 1.11758E-8 0 1E-3 0.3174305	NCH K2 W0 DVT1W DVT1 UA VSAT B0 A1 PRWG WINT XW VOFF CDSC ETA0 PCLM		1.7E17 0.0214736 5.256776E-6 0 0.6051434 1.189439E-9 1.831276E5 5.720667E-6 0 -0.0212227 2.441032E-7 0 -0.0956807 5.707153E-4 0.0694365 5.4525904	VTH0 K3 NLX DVT2W DVT2 UB A0 B1 A2 PRWB LINT DWG NFACTOR CDSCD ETAB PDIBLC1		9.62-9 -0.8451175 44.5726978 8.640935E-8 0 -0.0821732 1.189025E-18 0.6676752 5E-6 1 -0.0823133 4.330033E-8 -2.061704E-8 0.9637884 2.363737E-4 5.461067E-3 1.491356E-4 0.001107
+XJ +K1 +K3B +DVT0W +DVT0 +U0 +U0 +AGS +KETA +RDSW +WR +XL +DWB +CIT +CDSCB +DSUB +PDIBLC2 +PSCBE1		1.5E-7 0.374455 -1.4496401 0 3.8393012 179.9725329 -5.01386E-11 0.325462 9.806091E-4 2.476373E3 1 -1E-7 1.11758E-8 0 1E-3 0.3174305 4.327953E-3 1 235096E10	NCH K2 W0 DVT1W DVT1 UA VSAT B0 A1 PRWG WINT XW VOFF CDSC ETA0 PCLM PDIBLCB PSCBE2		1.7E17 0.0214736 5.256776E-6 0 0.6051434 1.189439E-9 1.831276E5 5.720667E-6 0 -0.0212227 2.441032E-7 0 -0.0956807 5.707153E-4 0.0694365 5.4525904 0.0181933 5.001074E-10	VTH0 K3 NLX DVT2W DVT2 UB A0 B1 A2 PRWB LINT DWG NFACTOR CDSCD ETAB PDIBLC1 DROUT PVAG		9.6E-9 -0.8451175 44.5726978 8.640935E-8 0 -0.0821732 1.189025E-18 0.6676752 5E-6 1 -0.0823133 4.330033E-8 -2.061704E-8 0.9637884 2.3637737E-4 5.461067E-3 1.491356E-4 9.994143E-4 9.994143E-4
+XJ +K1 +K3B +DVT0W +DVT0 +U0 +U0 +UC +AGS +KETA +RDSW +WR +XL +CIT +CDSCB +DSUB +PDIBLC2 +PSCBE1 +DELTA		1.5E-7 0.374455 -1.4496401 0 3.8393012 179.9725329 -5.01386E-11 0.325462 9.806091E-4 2.476373E3 1 -1E-7 1.11758E-8 0 1E-3 0.3174305 4.327953E-3 1.235096E10 0.01	NCH K2 W0 DVT1W DVT1 UA VSAT B0 A1 PRWG WINT XW VOFF CDSC ETA0 PCLM PDIBLCB PSCBE2 MOEMOD		1.7E17 0.0214736 5.256776E-6 0 0.6051434 1.189439E-9 1.831276E5 5.720667E-6 0 -0.0212227 2.441032E-7 0 -0.0956807 5.707153E-4 0.0694365 5.4525904 0.0181933 5.001074E-10 1	YTHO K3 NLX DVT2W DVT2 UB A0 B1 A2 PRWB LINT DWG NFACTOR CDSCD ETAB PDIBLC1 DROUT PVAG PRT		9.62-9 -0.8451175 44.5726978 8.640935E-8 0 -0.0821732 1.189025E-18 0.6676752 5E-6 1 -0.0823133 4.330033E-8 -2.061704E-8 0.9637834 2.363737E-4 5.461067E-3 1.491356E-4 9.994143E-4 14.9833684 0
+XJ +K1 +K3B +DVT0W +DVT0 +U0 +UC +AGS +KETA +RDSW +WR +XL +CIT +CDSCB +DWB +CIT +CDSCB +PDIBLC2 +PSCBE1 +DELTA +UTE		1.5E-7 0.374455 -1.4496401 0 3.8393012 179.9725329 -5.01386E-11 0.325462 9.806091E-4 2.476373E3 1 -1E-7 1.11758E-8 0 1E-3 0.3174305 4.327953E-3 1.235096E10 0.01 -1.5	NCH K2 W0 DVT1W DVT1 UA VSAT B0 A1 PRWG WINT XW VOFF CDSC ETA0 PCLM PDIBLCB PSCBE2 MOBMOD KT1		1.7E17 0.0214736 5.256776E-6 0 0.6051434 1.189439E-9 1.831276E5 5.720667E-6 0 -0.0212227 2.441032E-7 0 -0.0956807 5.707153E-4 0.0694365 5.4525904 0.0181933 5.001074E-10 1 -0.11	YTHO K3 NLX DVT2W DVT2 UB A0 B1 A2 PRWB LINT DWG NFACTOR CDSCD ETAB PDIBLC1 DROUT PVAG PRT KT1L		9.6E-9 -0.8451175 44.5726978 8.640935E-8 0 -0.0821732 1.189025E-18 0.6676752 5E-6 1 -0.0823133 4.330033E-8 -2.061704E-8 0.9637884 2.3637737E-4 5.461067E-3 1.491356E-4 9.994143E-4 14.9833684 0 0
+XJ +K1 +K3B +DVT0W +DVT0 +U0 +UC +AGS +KETA +RDSW +WR +XL +DWB +CIT +CDSCB +DSUB +PDIBLC2 +PSCBE1 +DELTA +UTE +KT2 -UTE		1.5E-7 0.374455 -1.4496401 0 3.8393012 179.9725329 -5.01386E-11 0.325462 9.806091E-4 2.476373E3 1 -1E-7 1.11758E-8 0 1E-3 0.3174305 4.327953E-3 1.235096E10 0.01 -1.5 0.022 5 5 5 11	NCH K2 W0 DVT1W DVT1 UA VSAT B0 A1 PRWG WINT XW VOFF CDSC ETA0 PCLM PDIBLCB PSCBE2 MOBMOD KT1 UA1		1.7E17 0.0214736 5.256776E-6 0 0.6051434 1.189439E-9 1.831276E5 5.720667E-6 0 -0.0212227 2.441032E-7 0 -0.0956807 5.707153E-4 0.0694365 5.4525904 0.0181933 5.001074E-10 1 -0.11 4.31E-9 2.2E4	YTHO K3 NLX DVT2W DVT2 UB A0 B1 A2 PRWB LINT DWG NFACTOR CDSCD ETAB PDIBLC1 DROUT PVAG PRT KT1L UB1 WI		9.6E-9 -0.8451175 44.5726978 8.640935E-8 0 -0.0821732 1.189025E-18 0.6676752 5E-6 1 -0.0823133 4.330033E-8 -2.061704E-8 0.9637884 2.363737E-4 5.461067E-3 1.491356E-4 9.994143E-4 14.9833684 0 0 -7.61E-18
+XJ +K1 +K3B +DVT0W +DVT0 +UC +AGS +KETA +RDSW +WR +XL +DWB +CIT +CDSCB +DSUB +PDIBLC2 +PSCBE1 +DELTA +UTE +KT2 +UTE +KT2 +UC1 +WLN		1.5E-7 0.374455 -1.4496401 0 3.8393012 179.9725329 -5.01386E-11 0.325462 9.806091E-4 2.476373E3 1 -1E-7 1.11758E-8 0 1E-3 0.3174305 4.327953E-3 1.235096E10 0.01 -1.5 0.022 -5.6E-11 1	NCH K2 W0 DVT1W DVT1 UA VSAT B0 A1 PRWG WINT XW VOFF CDSC ETA0 PCLM PDIBLCB PSCB22 MOBMOD KT1 UA1 AT WW		1.7E17 0.0214736 5.256776E-6 0 0.6051434 1.189439E-9 1.831276E5 5.720667E-6 0 -0.0212227 2.441032E-7 0 -0.0956807 5.707153E-4 0.0694365 5.4525904 0.0181933 5.001074E-10 1 -0.11 4.31E-9 3.3E4 -1.245E-15	YUTHO K3 NLX DVT2W DVT2 UB A0 B1 A2 PRWB LINT DWG NFACTOR CDSCD ETAB PDIBLC1 DROUT PVAG PRT KT1L UB1 WL WWN		9.6E-9 -0.8451175 44.5726978 8.640935E-8 0 -0.0821732 1.189025E-18 0.6676752 5E-6 1 -0.0823133 4.330033E-8 -2.061704E-8 0.9637884 2.363737E-4 5.461067E-3 1.491356E-4 9.994143E-4 14.9833684 0 -7.61E-18 0 1.025
+XJ +K1 +K3B +DVT0W +DVT0 +UC +AGS +KETA +RDSW +WR +XL +DWB +CIT +CDSCB +DSUB +DSUB +DSUB +DELTA +DELTA +UTE +KT2 +KT2 +WLN +WWL		1.5E-7 0.374455 -1.4496401 0 3.8393012 179.9725329 -5.01386E-11 0.325462 9.806091E-4 2.476373E3 1 -1E-7 1.11758E-8 0 1E-3 0.3174305 4.327953E-3 1.235096E10 0.01 -1.5 0.022 -5.6E-11 1 0	NCH K2 W0 DVT1W DVT1 UA VSAT B0 A1 PRWG WINT XW VOFF CDSC ETA0 PCLBC PCDSC ETA0 PCLBLCB PSCB22 MOBMOD KT1 UA1 AT WW LL		1.7E17 0.0214736 5.256776E-6 0 0.6051434 1.189439E-9 1.831276E5 5.720667E-6 0 -0.0212227 2.441032E-7 0 -0.0956807 5.707153E-4 0.0694365 5.4525904 0.0181933 5.001074E-10 1 -0.11 4.31E-9 3.3E4 -1.245E-15 0	IOA VTHO K3 NLX DVT2W DVT2 UB A0 B1 A2 PRWB LINT DWG NFACTOR CDSCD ETAB PDIBLC1 DROUT PVAG PRT KT1L UB1 WL WWN LLN		9.6E-9 -0.8451175 44.5726978 8.640935E-8 0 -0.0821732 1.189025E-18 0.6676752 5E-6 1 -0.0823133 4.330033E-8 -2.061704E-8 0.9637884 2.3637737E-4 5.461067E-3 1.491356E-4 9.994143E-4 14.9833684 0 -7.61E-18 0 1.025 1
+XJ +K1 +K3B +DVTOW +DVTO +UC +AGS +KETA +RDSW +WR +XL +DWB +CIT +CDSCB +DSUB +DSUB +DSUB +DSUB +PDIBLC2 +PSCBE1 +DELTA +UTE +KT2 +WLN +WWL +UC1 +WWL +UW		1.5E-7 0.374455 -1.4496401 0 3.8393012 179.9725329 -5.01386E-11 0.325462 9.806091E-4 2.476373E3 1 -1E-7 1.11758E-8 0 1E-3 0.3174305 4.327953E-3 1.235096E10 0.01 -1.5 0.022 -5.6E-11 1 0 = 0	NCH K2 W0 DVT1W DVT1 UA VSAT B0 A1 PRWG WINT XW VOFF CDSC ETA0 PCLBCB PCCM PDIBLCB PSCB22 MOBMOD KT1 UA1 AT UA1 AT LWN		1.7E17 0.0214736 5.256776E-6 0 0.6051434 1.189439E-9 1.831276E5 5.720667E-6 0 -0.0212227 2.441032E-7 0 -0.0956807 5.707153E-4 0.0694365 5.4525904 0.0181933 5.001074E-10 1 -0.11 4.31E-9 3.3E4 -1.245E-15 0 = 1 0	IUX VTHO K3 NLX DVT2W DVT2 UB A0 B1 A2 PRWB LINT DWG NFACTOR CDSCD ETAB PDIBLC1 DROUT PVAG PRT KT1L UB1 WL WWN LLN LWL		9.6E-9 -0.8451175 44.5726978 8.640935E-8 0 -0.0821732 1.189025E-18 0.6676752 5E-6 1 -0.0823133 4.330033E-8 -2.061704E-8 0.9637884 2.363737E-4 5.461067E-3 1.491356E-4 9.994143E-4 14.9833684 0 -7.61E-18 0 1.025 1 = 0 2.44E_100
+XJ +K1 +K3B +DVT0W +DVT0 +UC +AGS +KETA +RDSW +WR +XL +DWB +CIT +CDSCB +DSCB +DSCB +DIBLC2 +PDIBLC2 +PSCBE1 +DELTA +UTE +KT2 +UC1 +WLN +WLN +LW +CAPMOD +CGSO		1.5E-7 0.374455 -1.4496401 0 3.8393012 179.9725329 -5.01386E-11 0.325462 9.806091E-4 2.476373E3 1 -1E-7 1.11758E-8 0 1E-3 0.3174305 4.327953E-3 1.235096E10 0.01 -1.5 0.022 -5.6E-11 1 0 = 0 2 2.44E-10	NCH K2 W0 DVT1W DVT1 UA VSAT B0 A1 PRWG WINT XW VOFF CDSC ETA0 PCLM PDIBLCB PSCB2 MOBMOD KT1 UA1 AT WW LL LWN XPART CGBO		1.7E17 0.0214736 5.256776E-6 0 0.6051434 1.189439E-9 1.831276E5 5.720667E-6 0 -0.0212227 2.441032E-7 0 -0.0956807 5.707153E-4 0.0694365 5.4525904 0.0181933 5.001074E-10 1 -0.11 4.31E-9 3.3E4 -1.245E-15 0 = 1 0.4 1E-11	IOA VTHO K3 NLX DVT2W DVT2 UB A0 B1 A2 PRWB LINT DWG NFACTOR CDSCD ETAB PDIBLC1 DROUT PVAG PRT KT1L UB1 WL UB1 WL LUN LUN LUN CGDO CJ		9.6E-9 -0.8451175 44.5726978 8.640935E-8 0 -0.0821732 1.189025E-18 0.6676752 5E-6 1 -0.0823133 4.330033E-8 -2.061704E-8 0.9637834 2.363737E-4 5.461067E-3 1.491356E-4 9.994143E-4 14.9833684 0 -7.61E-18 0 1.025 1 = 0 2.44E-10 9.335184E-4
+XJ +K1 +K3B +DVT0W +DVT0 +UC +AGS +KETA +RDSW +WR +XL +DWB +CIT +CDSCB +DSUB +DSUB +PDIBLC2 +PSCBE1 +DELTA +UTE +KT2 +UC1 +WLN +WLN +LW +CAPMOD +CGSO +PB		1.5E-7 0.374455 -1.4496401 0 3.8393012 179.9725329 -5.01386E-11 0.325462 9.806091E-4 2.476373E3 1 -1E-7 1.11758E-8 0 1E-3 0.3174305 4.327953E-3 1.235096E10 0.01 -1.5 0.022 -5.6E-11 1 0 = 0 2 2.44E-10 0.9260485	NCH K2 W0 DVT1W DVT1 UA VSAT B0 A1 PRWG WINT XW VOFF CDSC ETA0 PCLM PDIBLCB PSCB2 MOBMOD KT1 UA1 AT WW LL LWN XPART CGBO MJ		1.7E17 0.0214736 5.256776E-6 0 0.6051434 1.189439E-9 1.831276E5 5.720667E-6 0 -0.0212227 2.441032E-7 0 -0.0956807 5.707153E-4 0.0694365 5.4525904 0.0181933 5.001074E-10 1 -0.11 4.31E-9 3.3E4 -1.245E-15 0 = 1 0.4 1E-11 0.4724799	IOA VTHO K3 NLX DVT2W DVT2 UB A0 B1 A2 PRWB LINT DWG NFACTOR CDSCD ETAB PDIBLC1 DROUT PVAG PRT KT1L UB1 WL WL WL LWL CGDO CJ CJSW		9.6E-9 -0.8451175 44.5726978 8.640935E-8 0 -0.0821732 1.189025E-18 0.6676752 5E-6 1 -0.0823133 4.330033E-8 -2.061704E-8 0.9637834 2.363737E-4 5.461067E-3 1.491356E-4 9.994143E-4 14.9833684 0 -7.61E-18 0 1.025 1 = 0 2.44E-10 9.335184E-4 1.466932E-10
+XJ +K1 +K3B +DVT0W +DVT0 +UC +AGS +KETA +RDSW +WR +XL +DWB +CIT +CDSCB +DSUB +DSUB +PDIBLC2 +PSCBE1 +DELTA +UT2 +WLN +WLN +WLN +WLN +WLN +CAPMOD +CGSO +PB +PBSW		$\begin{array}{l} 1.5E-7\\ 0.374455\\ -1.4496401\\ 0\\ 3.8393012\\ 179.9725329\\ -5.01386E-11\\ 0.325462\\ 9.806091E-4\\ 2.476373E3\\ 1\\ -1E-7\\ 1.11758E-8\\ 0\\ 1E-3\\ 0.3174305\\ 4.327953E-3\\ 1.235096E10\\ 0.01\\ -1.5\\ 0.022\\ -5.6E-11\\ 1\\ 0\\ = 0\\ 2\\ 2.44E-10\\ 0.9260485\\ 0.4542609 \end{array}$	NCH K2 W0 DVT1W DVT1 UA VSAT B0 A1 PRWG WINT XW VOFF CDSC ETA0 PCLM PDIBLCB PSCBE2 MOBMOD KT1 UA1 AT WW LL LWN XPART CGBO MJ MJSW		1.7E17 0.0214736 5.256776E-6 0 0.6051434 1.189439E-9 1.831276E5 5.720667E-6 0 -0.0212227 2.441032E-7 0 -0.0956807 5.707153E-4 0.0694365 5.4525904 0.0181933 5.001074E-10 1 -0.11 4.31E-9 3.3E4 -1.245E-15 0 = 1 0.4 1E-11 0.4724799 0.1167867	IUX VTH0 K3 NLX DVT2W DVT2 UB A0 B1 A2 PRWB LINT DWG NFACTOR CDSCD ETAB PDIBLC1 DROUT PVAG PRT KT1L UB1 WL WL WWN LLN LWL CGDO CJ CJSW PVTH0		9.6E-9 -0.8451175 44.5726978 8.640935E-8 0 -0.0821732 1.189025E-18 0.6676752 5E-6 1 -0.0823133 4.330033E-8 -2.061704E-8 0.9637884 2.363737E-4 5.461067E-3 1.491356E-4 9.994143E-4 14.9833684 0 -7.61E-18 0 1.025 1 = 0 2.44E-10 9.335184E-4 1.466932E-10 5.089527E-3

#### 5.2 LVDS driver properties

The characteristics of the MDT-ASD LVDS-drivers on an ASD99D were assessed according to the specifications in the IEEE P1596.3 (LVDS) standard document.

#### 5.2.1 Driver DC specifications

Table 12 gives the LVDS "reduced range link" driver DC specifications for a nominal 100  $\Omega$  termination and results from measurements at a power supply voltage of 3.3 V. All measurement results lie within the specifications at nominal conditions.

Symb.	Parameter	Conditions	Min	Max	Meas	Unit
V <sub>oh</sub>	Output voltage high, $V_{oa}$ or $V_{ob}$	$R_{load} = 100 \; \Omega \pm 1\%$		1375	1335	mV
V <sub>ol</sub>	Output voltage low, $V_{oa}$ or $V_{ob}$	$R_{load} = 100 \ \Omega \pm 1\%$	1025		1165	mV
V <sub>od</sub>	Output differential voltage	$R_{load} = 100 \ \Omega \pm 1\%$	150	250	170	mV
V <sub>os</sub>	Output offset voltage	$R_{load} = 100 \ \Omega \pm 1\%$	1150	1250	1250	mV
R <sub>0</sub>	Output impedance, single ended	$V_{cm} = 1.0V$ and $1.4V$	40	140	-	Ω
$\Delta R_0$	$R_0$ mismatch between a & b	$V_{cm} = 1.0V$ and $1.4V$		10	-	%
$ \Delta V_{od} $	Change in $ V_{od} $ between `0` and `1`	$R_{load} = 100 \; \Omega \pm 1\%$		25	2	mV
$\Delta V_{os}$	Change in $V_{os}$ between `0` and `1`	$R_{load} = 100 \; \Omega \pm 1\%$		25	1	mV
I <sub>sa</sub> , I <sub>sb</sub>	Output current	Driver shorted to ground		40	3.7	mA
I <sub>sab</sub>	Output current	Drivers shorted together		12	1.5	mA

<b>Table 12.</b> LVDS "reduced range link": Driver DC specifications and ASD LVDS driver properties measured at $V_{sup}$ = 3	∿3.3 = a.3
---	------------

Figure 46 shows the variation of the driver dc levels as a function of the power supply voltage VDD. The upper voltage level  $V_{oh}$  remains below the specified maximum up to a VDD of 3.42 V. The lower voltage level  $V_{ol}$  remains above the specified minimum down to a VDD of 2.9 V. The output offset voltage  $V_{os}$  stays within the specified range for a VDD between 3.0 V and 3.3 V.

Figure 47 shows the dependency of the driver output differential voltage  $V_{od}$  on the power supply voltage VDD.  $V_{od}$  lies within the specified range from VDD = 3.17 V to VDD well above 3.6 V.

Driver DC levels are measured to lie within the LVDS reduced range link standard specification for a power supply voltage variation from 3.17 V to 3.3 V (VDD<sub>nom</sub> - 4% to VDD<sub>nom</sub> + 0%) at nominal termination (100  $\Omega$ ).

Figure 48 and Figure 49 show the variation of the driver dc levels as a function of the power supply voltage for a termination resistance  $R_{load} = 200 \Omega$ ,  $V_{oh}$  exceeds the upper limit at VDD = 3.22 V,  $V_{os}$  stays in range from 3 V to 3.44 V,  $V_{ol}$  from 3.05 V upwards.

The variation of the driver output differential voltage  $V_{od}$  as a function of load resistance is shown in Figure 50.  $V_{od}$  remains within the specified limits for  $R_{load}$  from 90  $\Omega$  to 150  $\Omega$  at VDD = 3.3 V.

 $\Delta V_{os}$ , the change in output offset voltage between `0` and `1` is shown in the bottom oscilloscope trace of Figure 51.  $V_{oa}$  and  $V_{ob}$  are represented by the top traces labelled 1 and 2. The amplitude cursor yields a difference of 2 mV. This number has to be divided by 2 according to  $V_{os} = (V_{oa} + V_{ob})/2$ , yielding the value of 1 mV in Table 12.

 $|\Delta V_{od}|$  was measured in a similar way (compare Figure 54).

The short-circuit output currents  $I_{sa}$ ,  $I_{sb}$  and  $I_{sab}$  were measured according to the definitions in the LVDS standard document.

![](_page_51_Figure_0.jpeg)

Figure 46. Driver DC levels V\_{oa}, V\_{ob}, V\_{os} vs. supply voltage at nominal load (100  $\Omega)$ 

![](_page_51_Figure_2.jpeg)

Figure 48. Driver DC levels V\_{oa}, V\_{ob}, V\_{os} vs. supply voltage at 200  $\Omega$  load

Vod vs. supply voltage @ 1000hm termination

![](_page_51_Figure_5.jpeg)

Figure 47. Driver differential voltage  $V_{od}$  vs. supply voltage at nominal load (100  $\Omega$ )

![](_page_51_Figure_7.jpeg)

Figure 49. Driver differential voltage vs. supply voltage at 200  $\Omega$  load

![](_page_52_Figure_0.jpeg)

Figure 50. Driver differential voltage vs. load resistance

![](_page_52_Figure_2.jpeg)

Figure 51.  $\Delta V_{os}$  - change in output offset voltage  $V_{os}$  between `0` and `1`

## 5.2.2 Driver AC specifications

The LVDS standard document specifies AC parameters for clock and data signals. Relevant for MDT-ASD are rise- and fall-time and differential skew, while clock signal duty cycle and channel-to-channel skew are not applicable. Table 13 gives the LVDS driver AC specifications for a nominal 100  $\Omega$  termination and results from measurements at a power supply voltage of 3.3 V. Rise- and fall-time (Figure 53) exceed the specifications by a factor of 2, skew (Figure 55) lies well within specs. The measurements were done under conditions illustrated in Figure 52.

![](_page_53_Figure_0.jpeg)

Figure 52. Connection setup: 5cm twisted pair terminated with 50  $\Omega$  resistors, 10nF caps to scope ground.

Table 13. LVDS Driver AC specifications and MDT-ASD LVDS driver properties measured at V<sub>sup</sub>= 3.3 V

Symbol	Parameter	Conditions	Min	Max	Meas	Unit
t <sub>fall</sub>	$V_{od}$ fall time, 20% to 80%	$Z_{load} = 100 \; \Omega \pm 1\%$	300	500	940	ps
t <sub>rise</sub>	$V_{od}$ rise time, 20% to 80%	$Z_{load} = 100 \; \Omega \pm 1\%$	300	500	970	ps
t <sub>skew</sub>	Differential skew  tp <sub>HLA</sub> - tp <sub>HLB</sub>   or  tp <sub>HLB</sub> - tp <sub>HLA</sub>	Any differential pair, @ 50% point of transition		50	20	ps

Measurements in Figure 53 and Figure 54 were taken at a test pulse frequency of 25 MHz. No high rate effects were observed. Figure 53 gives rise- and fall-times  $t_{rise}$  and  $t_{fall}$ , the output differential voltage  $V_{od}$  and the output offset voltage  $V_{os}$ . Figure 54. yields  $|\Delta V_{od}|$ .

![](_page_53_Figure_5.jpeg)

Figure 53.  $t_{rise}$  and  $t_{fall}$ ,  $V_{od} = ampl(1)$ ,  $V_{os} = median(1)$ 

![](_page_54_Figure_0.jpeg)

The skew measured in Figure 55 is the time difference between the high-to-low and low-to-high transitions of complementary single ended channels measured at the 50% level. The measured value of 20 ps is well below the specified maximum of 50 ps.

![](_page_55_Figure_0.jpeg)

Figure 55. Skew - time difference between the high-to-low and low-to-high transitions measured at 50%: 20 ps

![](_page_55_Figure_2.jpeg)

Figure 56 shows the increase of  $t_{rise}$  as a function of the load capacitance. Time slew measured at  $V_{os}$  versus load capacitance is shown in Figure 57.

Standard for Low-Voltage Differential Signals (LVDS) for Scalable Coherent Interface (SCI), IEEE P1596.3-1995 standard document.

# 5.3 Packaging information

## 5.3.1 Pin out diagram

![](_page_57_Figure_2.jpeg)

# 5.3.2 PQFP80 package

![](_page_58_Figure_1.jpeg)

![](_page_59_Figure_0.jpeg)

OTHER	VARIATION	OF	PIN	1	VISUAL	AID	

								2MDI2IV39		
					ECN	REV		DESCRIPTION	DATE	APPROV
N OF PIN 1	VISUAL AID				50550	A		NEW DRAWING	9/26/95	
				Г	SD685	в	ADD MAX.	STANDOFF IN 2.7 BODY THICKNESS.	6/20/96	
				Γ	\$0719	с	CHN	NDE 84L & DIM. TO .40+/05.	9/17/96	
	2.70 mm TH	CK. BODY +	3.2 mm / B	30Y + 3.9 m	m FOOTPRI	NT		1		
DIMS.	ID S LENDS	64L	80L	100L	120L		128L	1		
A	MAX.			3.40				1		
Α,	MIN./MAX.			.25/.50				1		
A2	±.10			2.7D				1		
D	±.20		1	7.20 / 17.9	Ó					
D	±.10			14.00				1		
E	±.20		2	3.20 / 23.9	D					
E1	±.10			20.00						
L	+.15/10			.88						
6	BASIC	1.00	.80	.65		.50				
ь	±.05	.40	.35	30		.22		1		
Ð			0'-7'					1		
ddd		.20 NOM.	.20 NOM.	12 NOM.	.08	3 MAX		1		
- CCC	MAX.		.1D			.08				

	2.00	∕mm THICK,	BODY + 3.1	2 mm FOOTP	rint	
DIMS.		64L	80L	1 ODL	120L	128L
A	MAX.			2.35		
Α,	MAX.			.25		
Α,	±,10			2.00		
D	±.20		17,20			
D	±,10			14.00		
E	±.20	23.20				
E1	±.10			20.00		
L	+.15/10			.88		
e	BASIC	1.00	.80	.65	.5	0
b	±.05	.40	.35	.30	.2	2
0				0"-7"		
000		.20 NOM	.20 NOM.	.12 NOM.	.08	MAX.
666	MAX.		.1D		.0	8

NOTES : 1) ALL DIMENSIONS IN MM. DIN ENSIONS SHOWN ARE NOMINAL WITH TOLERANCES AS INDEATED.
FOOT LENGTH "L" IS MEASURED AT GAGE PLANE, 0.25 ABOVE THE SEATING PLANE.

	ASAT Inc.		
AH-SAN	14x20 mm	n QF	P
DATE 9/17/96	MARKETING	DUTL	INE
CHECKED NIC B.	DRVG ND DGMQ14201	REV C	SHEE1 1/1

 $\ensuremath{\textcircled{B}}$   $\ensuremath{\mathsf{ASAT}}$  is a registered trademark of Worltek International Limited.

# 6 Appendix – B $\rightarrow$ Parameter setup guidelines

The MDT-ASD has 11 programmable registers which total 53 bits as shown in the table below (Channel Mode is considered two 8-bit registers)

JTAG bit	Description	LSB/code
[0:7]	Channel mask register [0:7]	bit 0 channel 0
[8:10]	Calibration injection capacitor select [2:0]	bit 10 LSB
[11:18]	Main threshold DAC (DISC1) [7:0]	bit 18 LSB
[19:21]	Wilkinson ADC threshold DAC (DISC2) [2:0]	bit 21 LSB
[22:25]	Hysteresis DAC (DISC1) [3:0]	bit 25 LSB
[26:29]	Wilkinson ADC integration gate [3:0]	bit 29 LSB
[30:32]	Wilkinson ADC rundown current [2:0]	bit 32 LSB
[33:35]	Deadtime [2:0]	bit 35 LSB
[36:37]	Channel mode – channel 0 (top) [1:0]	
[38:39]	Channel mode – channel 1 [1:0]	
[40:41]	Channel mode – channel 2 [1:0]	'Or' Active
[42:43]	Channel mode – channel 3 [1:0]	10' Force Lo
[44:45]	Channel mode – channel 4 [1:0]	10 Force Lo
[46:47]	Channel mode – channel 5 [1:0]	II TOICE III
[48:49]	Channel mode – channel 6 [1:0]	
[50:51]	Channel mode – channel 7 (bottom) [1:0]	
[52]	Chip mode	'0' ADC, '1' ToT

In order to accurately program the chip, one needs to know the relationship between the downloaded register values and the corresponding parameters, such as Wilkinson gate width, rundown current, etc. These relationships are extracted for each chip during production chip test and are recorded into a database. They are described in the following sections and typical values derived from measurements of approximately 10k chips. The data base of tested chips is found at <a href="http://hepldb.harvard.edu/elec1/ASDmain.asp">http://hepldb.harvard.edu/elec1/ASDmain.asp</a> A description of the chip testing procedure, database parameters, and quality codes, can be found in the Chip Tester User's Manual at <a href="http://huhepl.harvard.edu/~oliver/UsersManual.pdf">http://huhepl.harvard.edu/~oliver/UsersManual.pdf</a>

## 6.1 Discriminator

## 6.1.1 Threshold

Recommended threshold setting is determined by the chip's gain, noise levels, and offset voltages. The gain or "sensitivity" of the ASD depends on whether or not the inputs are "terminated", meaning whether or not the card is plugged into a terminated chamber (or dummy terminations). When terminated, the gain is reduced by approximately 20%. Threshold dispersion refers to the rms spread in offset voltages as measured over a large number of channels. Typical values for a terminated MDT-ASD are;

Parameter	Typical value	Comments
Sensitivity	8.9 mv/fc	Delta response
Single electron response (SPICE)	1.65 mv/pe	@ 2*10^4 gas gain
RMS noise	7.8 mv	
enc	5500 electrons rms	Delta function referred
enc	4.7 pe	Primary electron referred

Nominal operating threshold	- 39mv	
Equivalent threshold in pe	23.7 pe	
Threshold dispersion	3.9 mv	See ChipTesterDatabase

Note that the amplifier's response to a single electron in the MDT is computed by convoluting the assumed shape of the pulse tail with the delta response. This is done in SPICE and the results quoted above. In order to operate the chip at  $5\sigma$  above thermal noise level, the nominal threshold must be set to;

 $V_{thr(nominal)} = -39 \text{ mv}$ 

In terms of primary electrons, this is equivalent to

$$PE(thr) = \frac{40mv}{1.65\frac{mv}{pe}} = 23.7 \, primary \, electrons$$

This value is higher than the target value of 20 primary electrons so that to achieve the target value, the MDTs would have to operate at a slightly higher gas gain of  $2.4*10^{4}$ .

#### 6.1.2 Noise rates

For any particular threshold setting, we expect to get random noise hits which are Poisson distributed in time and a Gaussian function of threshold as shown below.

$$R(x) = R_0 \cdot e^{-\frac{(x - V_{off})^2}{2 \cdot \sigma^2}}$$

where  $R_0$  is the maximum rate of hits,  $V_{off}$  is the measured offset voltage of the channel, s is the rms noise voltage, and x is the threshold setting. The parameters  $R_0$ ,  $V_{off}$ , and  $\sigma$  are extracted during production chip testing for each channel and placed in the production database. Typical values for peak rates are ~20MHz so that for zero offset, we expect thermal noise rates of

$$R(5 \cdot \sigma) \approx (20MHz) \cdot e^{-\frac{5^2}{2}} \approx 75Hz$$

Typical noise plots are shown below for offsets of 0 and -6 my respectively.

![](_page_62_Figure_0.jpeg)

Note that the offset of -6 mv results in a noise rate increase of about 50 fold and we therefore expect this channel to be a "hot channel". In general, for a channel with non-zero offset, when operating at 5 $\sigma$  we expect the noise hit rate to increase by the factor;

$$R'_{R} = e^{\frac{-5V_{off}}{\sigma}} \approx 2x$$
 factor per mv of negative offset

When taking such noise scans, neither the AMT-3, nor the DAQ systems can measure noise rates beyond about one half megahertz or so. The chip test procedure, however, uses a counter to measure the rates directly, and has confirmed the Gaussian nature of this curve over the entire threshold range.

For each chip, the database contains a *signed offset correction* which is taken as the mean between the maximum and minimum offsets of the eight channels on the chip. This correction should be added to the nominal desired threshold setting. "Quality 1" chips are selected by cutting on maximum offset spread of less than a 12 mv total across all eight channels of the chip. Thus, if the offset correction is downloaded, no channel will have an effective offset of worse than 6 mv in either direction.

Of course, none of this precludes operation at more conservative threshold values of -44 mv, for example, or even higher. The final recommended nominal threshold setting will have to come from on-chamber noise and resolution studies.

#### 6.1.3 Hysteresis

Hysteresis is utilized simply to provide clean transitions of the discriminator through its firing point.

Hysteresis is set by a 4-bit code as follows;

Hysteresis  $\cong 1.25mv \cdot N$ where  $N = 0, 1, \dots 15$  Hysteresis does, by necessity, cause an effective threshold shift, which is equal to the nominal hysteresis setting. Thus a hysteresis setting of 2.5 mv, for example, shifts the actual firing point by 2.5 mv away from zero. In this example, a setting of -39 mv, will result in an effective threshold of -41.5 mv. Thus, to maintain an actual threshold of -39 mv, the threshold register must be set to -37 mv. The final recommendation for hysteresis setting must be gained from experience, but a reasonable starting point would be in the range of 1.25 mv to 5.0 mv.

## 6.2 Wilkinson parameters

#### 6.2.1 Gate width

Wilkinson gate width refers to the charge integration period at the leading edge of the pulse. It is set by a 4bit code, N, which corresponds to the physical gate width as follows,

$$Tgate = (11 + 1.5 \cdot N)ns$$

While the gate width is not directly observable, its effect on the output pulse width is measured and characterized by a quadratic expression, whose parameters are found in the chip-test database.

$$T_{out} = A_{gate} \cdot N^2 + B_{gate} \cdot N + C_{gate}$$

Typical values are shown below.

Parameter	Typical value	Units
A_gate	-0.83	ns
B_gate	15.2	ns
C_gate	114	ns
Typical $T_{out}$ at $N = 0$	114	ns
Typical T <sub>out</sub> at N=15	155	ns

A typical measurement of output pulse width vs W<sub>gate</sub> programming code is shown below.

![](_page_63_Figure_10.jpeg)

Note that this curve corresponds to measurements made during production chip testing using delta function charge injection. Measurements made on-chamber will be different.

#### 6.2.2 Rundown current

Rundown current[ see note <sup>5</sup>] refers to the programmable discharge current of the hold capacitors after the Wilkinson integration period. It can be set to a nominal value of between 2.4  $\mu$ a and 7.3  $\mu$ a in steps of 0.7  $\mu$ a. The current cannot be measured directly however, but its effect on the output pulsewidth is recorded and its parameterized coefficients are placed in the database.

$$T_{out} = A \_ Rund \cdot Nbar^2 + B \_ Rund \cdot Nbar + C \_ Rund$$

where N takes values of 0,1, .... 7. Typical values are shown below.

Parameter	Typical value	Units
A_Rund	-0.83	ns
B_Rund	15.2	ns
C_Rund	114	ns
Typical value at N=7	256	ns
Typical value at N=0	120	ns

A plot of typical pulse width values corresponding to programming code is shown below.

![](_page_64_Figure_7.jpeg)

Note 5: 6 June 2003 – Rundown current actually decreases with increasing register value, while rundown time increases. Thus, plot is shown as a function of Nbar which is the bit for bit inverse of N. Thus, the register is to be loaded with N, while time is computed as a function Nbar.

#### 6.2.3 Disc2 threshold

This refers to the discriminator whose firing defines the end of the rundown period. Its effect on the output pulse width is exceedingly minimal. While the Chip Tester can determine its characteristics, this feature has not been implemented and no database entries are made.

## 6.2.4 Transfer curve

The Wilkinson transfer curve measures the output pulse width as a function of input charge for each channel of the chip. Since input charge is injected by the on-chip calibration capacitors its value depends on the size of the applied strobe step and the number of caps. This applied step size has been set in the Chip Tester but its important to note that its value on the Mezzanine cards may be somewhat different.

There are eight cal\_inject capacitors per channel, each of which has a nominal value of 50 ff. Once a channel is enabled by setting its mask bit, anywhere from 1,2, ... 8 caps can be selected.

It should be noted that a "channel 0" effect has been discover in the chip tester which invalidates the parameters extracted for this channel. The technical reasons for this have nothing to do with the chip, but are an artifact of the tester. It is due to the close proximity of a STROBE line to the ASD's channel 0 input line and there is nothing to be done about it at this point. Values are placed in the database, but note that channel zero data are not particularly meaningful and should be excluded when taking averages or histograms. This feature has been observed in the transfer curve test, but not in any of the others.

Parameter	Typical value	Units
A_Xfer	-3.1	ns
B_Xfer	36.8	ns
C_Xfer	67.1	ns
Typical value at N=0 [ <sup>6</sup> ]	67	ns
Typical value at N=7	173	ns

![](_page_65_Figure_7.jpeg)

Note that codes = 0, 1, ..., 7 correspond to 1, 2, ..., 8 calibration caps.

<sup>&</sup>lt;sup>6</sup> N = programming code

## 6.2.5 Deadtime

Programmable deadtime is measured by a double pulse / binary search routine during chip testing and its parameters placed in the database. It is defined as the time between the trailing edge of one pulse and the leading edge of the second; in other words, the time minimum time between pulses. The allowed separation between leading edge of one pulse and leading edge of the second, is therefore the sum of the average deadtime plus the average pulse width. Its max value will be in the neighborhood of 600 ns. It should be noted that the design target for deadtime was 1,000ns and earlier versions of Mini-DAQ refers to this maximum. Deviations of the manufactured chips from the design models resulted in this smaller figure.

Deadtime is a linear function of programming code as follows<sup>7</sup>

Dead time = 
$$A \_ prog \cdot N + B \_ prog$$

Eqn 6-1

Typical values and plots are shown below.

Parameter	Typical value	Units
A_Prog (slope)	74	ns
B_Prog (intercept)	17	ns
Typical value at N=0	17	ns
Typical value at N=7	535	ns

A typical plot is shown below.

![](_page_66_Figure_8.jpeg)

<sup>&</sup>lt;sup>7</sup> Updated in Ver1.05

# 6.3 Summary : Nominal operating settings

Below is a table of nominal settings used in the Chip Tester and database. We expect those values to be very close to the ones used on the mezz cards on-chamber.

Parameter	No bits	Nominal Value	Nominal Code (dec)	Expression
Disc1 threshold	8	-39 mv	108	(2*N - 255) mv
Disc1 hysteresis	4	2.5 mv	2	N*1.25 mv
Wgate	4	20 ns	6	(11 + 1.5*N) ns
Disc2 threshold	3	30 mv	6	(126 - 16*N) mv
W_Rundown	3	5.9 µa	2	(7.3 - 0.7*N) μa
Deadtime	3	535 ns	7	(17 + 74*N)

## 7 References

- M. Aleksa, W. Riegler, Non-Linear MDT Drift Gases like Ar/CO2, ATLAS Internal Note, ATL-MUON-98-268, Dec. 1998
- [2] M. Aleksa, M. Deile, N. Hessey, W. Riegler, MDT Performance in a High Rate Background Environment, ATLAS Internal Note, ATL-MUON-98-258, Oct. 1998
- [3] Y. Arai, AMT-1, ATLAS Muon TDC Version 1, User's Manual, KEK, http://atlas.kek.jp/~araiy, June 2000
- [4] Y. Arai, Preliminary Design Review of the MDT Electronics (TDC part) http://arkhp01.kek.jp:80/~araiy/TDC\_PDR.pdf, Feb. 2001
- [5] C. Blocker, John Huth, John Oliver, Noise Considerations for the Atlas Muon Front-End Electronics, ATLAS Internal Note, MUON-NO-080, CERN, April 1995
- [6] F.Faccio, C.Detcheverry, M.Huhtinen, First evaluation of the Single Event Upset (SEU) risk for electronics in the CMS experiment, CMS Internal Note, CERN CMS NOTE 1998/054 (1998)
- P. Jarron, G. Anelli, T. Calin, J. Cosculluela, M. Campbell, M. Delmastro, F. Faccio, A. Giraldo, E. Heijne, K. Kloukinas, M. Letheren, M. Nicolaidis, P. Moreira, A. Paccagnella, A. Marchioro, W. Snoeys, R. Velazco, Deep submicron CMOS technologies for the LHC experiments, Nuclear Physics B (Proc. Suppl.) 78 (1999) 625 634
- [8] K.J. Hass, J.W. Gambles, B. Walker, M. Zampaglione, Mitigating Single Event Upsets From Combinational Logic, in Proceedings of 7th NASA Symp. on VLSI design, 1998
- [9] E. Hazen, J. Shank, T. Giordano, J. Huth, J. Oliver, Status of the Front End Electronics for the MDT System, ATLAS Internal Note, MUON-NO-111, CERN, March 1996
- [10] J. Huth, A. Liu, J. Oliver, Note on Noise Contribution of the Termination Resistor in the MDTs, ATLAS Internal Note, ATL-MUON-96-127, CERN, Aug. 1996
- [11] J. Huth, J. Oliver, W. Riegler, E. Hazen, C. Posch, J. Shank, Development of an Octal CMOS ASD for the ATLAS Muon Detector, Proceedings of the Fifth Workshop on Electronics for LHC Experiments, CERN/LHCC/99-33, Oct. 1999
- [12] F. M. Newcomer, S. Tedja, R. Van Barg, J. Van der Spiegel, H. H. Williams, IEEE Transactions on Nuclear Science NS-40 (4), March 1993
- [13] G. Novak, C. Posch, W. Riegler, Particle identification in the ATLAS Muon Spectrometer, ATLAS Internal Note, to be released, CERN, June 2001
- [14] J.V. Osborn, D.C. Mayer, R.C. Lacoe, S.C. Moss, and S.D. La Lumondiere, Single event latchup characteristics of three commercial CMOS processes, in Proceedings of 7th NASA Symp. on VLSI design, 1998
- [15] J.V. Osborn, R.C. Lacoe, D.C. Mayer, and G. Yabiku, Total Dose Hardness of Three Commercial CMOS Microelectronics Foundries, IEEE Trans. Nucl. Sci., vol. 45, p. 1458, 1998.

- [16] C. Posch, E. Hazen, Total ionizing dose radiation hardness of the ATLAS MDT-ASD and the HP-Agilent 0.5 μm CMOS process, ATLAS Internal Note, CERN, June 2002.
- [17] C. Posch, S. Ahlen, E. Hazen, J. Oliver, CMOS front-end for the MDT sub-detector in the ATLAS Muon Spectrometer - development and performance, Proceedings of the Seventh Workshop on Electronics for LHC Experiments, CERN-2001-005/CERN-LHCC-2001-034, Oct. 2001
- [18] W. Riegler, MDT Resolution Simulation Front-end Electronics Requirements, ATLAS Internal Note, MUON-NO-137, CERN, Jan. 1997
- [19] W. Riegler, MDT Efficiency Double Track Separation, ATLAS Internal Note, MUON-NO-173, CERN, Oct. 1997
- [20] W. Riegler, Limits to Drift Chamber Resolution, PhD Thesis, Vienna University of Technology, Vienna, Austria, Nov. 1997
- [21] W. Riegler, M. Aleksa, Bipolar versus unipolar shaping of MDT signals, ATLAS Internal Note, ATL-MUON-99-003, Mar. 1999
- [22] R. Veenhof, GARFIELD simulation of gaseous detectors, <u>http://consult.cern.ch/writeup/garfield/</u>, CERN web page, 1984 – 2000
- [23] N.K. Verghese, T.J. Schmerbeck, D.J. Allstot, Simulation techniques and solutions for mixed-signal coupling in integrated circuits, Kluwer Acedemic Publishers.
- [24] ATLAS Front End Electronics Co-ordination, Preliminary List of Criteria for IC Design Reviews, http://atlas.web.cern.ch/Atlas/GROUPS/FRONTEND/WWW/ic\_desig.pdf, CERN, Nov. 1998
- [25] Standard for Low-Voltage Differential Signals (LVDS) for Scalable Coherent Interface (SCI), IEEE P1596.3-1995, IEEE Standard Document, 1995
- [26] MOSIS web site, <u>http://www.mosis.org/Technical/menu-technical.html</u>
- [27] MOSIS web site, Hewlett Packard (HP) AMOS14TB Process 0.50 micron feature size, http://www.mosis.org/Technical/Processes/proc-hp-amos14tb.html
- [28] Tanner Hi-ESD Pad Library for the HP AMOS14B 0.5µ process, <u>http://www.mosis.org/cell-libraries/scn05-pads-tiny/mHP05P.pdf</u>, Tanner Research Inc., 1999